


#### 1.1.13.5 3DPRIM\_START \_INSTANCE - Load Indirect Start Instance

		3DPRIM_START_I	NSTANC	E - I	Load Indirect Sta	art Instan	се
Register Ty	ype:	MMIO_CS					
Address Offset: 243C-243Fh							
Project:		All					
Default Val	ue:	0000 0000h					
Access:		R/W					
Size (in bit	s):	32					
Bit De					scription		
31:0	Start	Vertex	Project:	All		Format:	U32
	This Enab	register is used to store the Start Instance of the 3D_PRIMITIVE command when Load Indirect ble is set.					

## 1.1.13.6 3DPRIM\_BA SE\_VERTEX – Load Indirect Base Vertex

		3DPRIM_BASE_	VERTE	( - Load Indirect E	Base Vertex	
Register Ty	/pe:	MMIO_CS				
Address Of	ffset:	2440-2443h				
Project: All						
Default Value:		0000 0000h				
Access:		R/W				
Size (in bits	s):	32				
Bit De				scription		
31:0	Base	Vertex	Project:	All	Format:	S31
	This register is used to store the Base Vertex of the 3D_PRIMITIVE command when Load Indirect Enable is set.					



# **1.1.14 Performance Statistics Registers**

### 1.1.14.1 OACONTROL – Observation Architecture Control

	OACONTROL – Observation Architecture Control							
Register Ty	ype: MMIO							
Address O	ffset: 2360h							
Project:	All							
<b>Default Val</b>	: 00000000h							
Access:	R/W							
Size (in bit	s): 32							
This regist	ter is used to program the OA unit.							
[DevSNB B software mu software mu the buffer b	{W/A}] If software intends to reset the OA buffer to start a new one, after clearing the <b>Timer Enable</b> bit, ust check to see if the head pointer in <b>OASTATUS2</b> is <u>greater than</u> the tail pointer in <b>OASTATUS1</b> . If so ust program the head pointer to a value less than the current head pointer value. This must be done <u>before</u> ecomes active again							
Bit De	scription							
31:12	Select Context ID							
	Project: All							
	Specifies the context ID of the one context that affects the performance counters. All other contexts are ignored.							
11:6	Timer Period         Project:         All         Format:         Select							
	Specifies the period of the timer strobe as a function of the minimum TIME_STAMP resolution. The period is determined by selecting a specified bit from the TIME_STAMP register as follows:							
	StrobePeriod = MinimumTimeStampPeriod * 2 <sup>TimerPeriod</sup>							
	The exponent is defined by this field.							
	Note: The TIME_STAMP is not reset at start time so the phase of the strobe is not synchronized with the enable of the OA unit. This could result in approximately a full StrobePeriod elapsing prior to the first trigger. Usage for this mechanism should be time based periodic triggering, typically.							



	C		- Observation Architecture Control	l i i i i i i i i i i i i i i i i i i i		
5	Timer Enab	le				
	Project:	All				
	Default Valu	ie: Oh	Disabled			
	Format:	Enabl	e			
	This field enables the timer logic to output a periodic strobe, as defined by the Timer Period. When disabled the timer output is not asserted.					
	Value Na	me	Description	Project		
	0h	Disable	Counter does not get written out on regular interval	All		
	1h	Enable	Counter gets written out on regular intervals, defined by the <b>Timer Period</b>	All		
4.2	Counter Se	lect		·		
7.2	Project <sup>.</sup>	All				
	Default Valu	ie: Ob	Write 64 hytes			
	Format:	Count	ter size Select			
	i onnat.	Court				
	This field w counters. V	/hen reset (i.e. bit Vhen this bit is 1, s	= 0) selects the first 64B with time-stamp, RE second 64B write with 16 counters are writter	EPORT_ID and 13 n out.		
	Value Size		Description	Project		
	001b	128bytes	<ul> <li>Write 128 Bytes containing:</li> <li>RPT_ID, TIME_STAMP, and the A-Cntr 0-12 counters</li> <li>A-Cntr 13-28 counters.</li> </ul>	All		
	011b	196bytes	<ul> <li>Write 196 Bytes containing.</li> <li>RPT_ID, TIME_STAMP, and the A-Cntr 0-12 counters</li> <li>A-Cntr 13-28 counters.</li> <li>B-Cntr 0-3 counters.</li> <li>C-Cntr 0-11 counters.</li> </ul>	All		
1	Specific Co Project: Default Valu Mask: Format: Enables cou	All All MMIO(0) U32 Inters to work on a c	All contexts considered x2000)#16 FormatDesc context specific workload. The context is given by context aware)	bits 31:12		
			onen aware			



	(	DACONTROL -	- Observation Architecture Control	l
	Value Na	me	Description	Project
	0h	Disable	All contexts are considered	All
	1h	Enable	Only the contexts with the <b>Select Context ID</b> are considered	All
0	Performanc Enable	ce Counter Project	ct: All Format: Enable	
	Global perfo undefined w	rmance counter ena hen clear.	ble. If clear, no counting will occur. MI_REPORT	PERF_COUNT is

When either the MI\_REPORT\_PERF\_COUNT command is received or the internal Report Triggering logic fires following 64 byte cache lines are written to memory. There are five formats as defined by the Counter Select within the OACONTROL word. The RPT\_ID always stored in the lowest addressed DWord.

**Counter Select = 000** 

A-Cntr 0	A-Cntr 1	A-Cntr 2	A-Cntr 3	A-Cntr 4	TIME_STAM	ИР	RPT_ID
A-Cntr 5	A-Cntr 6	A-Cntr 7	A-Cntr 8	A-Cntr 9	A-Cntr 10	A-Cntr 11	A-Cntr 12

**Counter Select = 001** 

A-Cntr 0	A-Cntr 1	A-Cntr 2	A-Cntr 3	A-Cntr 4	TIME_STAM	ΛP	RPT_ID
A-Cntr 5	A-Cntr 6	A-Cntr 7	A-Cntr 8	A-Cntr 9	A-Cntr 10	A-Cntr 11	A-Cntr 12
A-Cntr 13	A-Cntr 14	A-Cntr 15	A-Cntr 16	A-Cntr 17	A-Cntr 18	A-Cntr 19	A-Cntr 20
A-Cntr 21	A-Cntr 22	A-Cntr 23	A-Cntr 24	A-Cntr 25	A-Cntr 26	A-Cntr 27	A-Cntr 28



#### Counter Select = 010

A-Cntr 0	A-Cntr 1	A-Cntr 2	A-Cntr 3	A-Cntr 4	TIME_STAN	ИР	RPT_ID
A-Cntr 5	A-Cntr 6	A-Cntr 7	A-Cntr 8	A-Cntr 9	A-Cntr 10	A-Cntr 11	A-Cntr 12
C-Cntr 3	C-Cntr 2	C-Cntr 1	C-Cntr 0	B-Cntr 3	B-Cntr 2	B-Cntr 1	B-Cntr 0
C-Cntr 11	C-Cntr 10	C-Cntr 9	C-Cntr 8	C-Cntr 7	C-Cntr 6	C-Cntr 5	C-Cntr 4

#### **Counter Select = 011**

A-Cntr 0	A-Cntr 1	A-Cntr 2	A-Cntr 3	A-Cntr 4	TIME_STAM	ΛP	RPT_ID
A-Cntr 5	A-Cntr 6	A-Cntr 7	A-Cntr 8	A-Cntr 9	A-Cntr 10	A-Cntr 11	A-Cntr 12
A-Cntr 13	A-Cntr 14	A-Cntr 15	A-Cntr 16	A-Cntr 17	A-Cntr 18	A-Cntr 19	A-Cntr 20
A-Cntr 21	A-Cntr 22	A-Cntr 23	A-Cntr 24	A-Cntr 25	A-Cntr 26	A-Cntr 27	A-Cntr 28
C-Cntr 3	C-Cntr 2	C-Cntr 1	C-Cntr 0	B-Cntr 3	B-Cntr 2	B-Cntr 1	B-Cntr 0
C-Cntr 11	C-Cntr 10	C-Cntr 9	C-Cntr 8	C-Cntr 7	C-Cntr 6	C-Cntr 5	C-Cntr 4

#### **Counter Select = 100**

C-Cntr 3	C-Cntr 2	C-Cntr 1	C-Cntr 0	INST ADD	TIME_STAN	/IP	RPT_ID
C-Cntr 11	C-Cntr 10	C-Cntr 9	C-Cntr 8	C-Cntr 7	C-Cntr 6	C-Cntr 5	C-Cntr 4



# 1.1.14.2 OASTATUS1 – Observation Architecture Status Register

	OASTATUS1—Observation Architecture Status Register							
Register Ty Address Of Project: Default Val Access: Size (in bits This regist	Register Type:       MMIO         Address Offset:       2364h         Project:       All         Default Value:       0000000h         Access:       R/W         Size (in bits):       32         This register is used to program the OA unit							
Bit De		scription						
31:6	Tail Ppointer         Project:       All         Virtual address of the internal trigger based buffer and it is updated for every 64B cacheline write to memory when reporting via internal trigger. This pointer will not be updated for MI_REPORT_PERF_COUNT command based writes.         When OA is enabled, this address must be programmed by SW to the base address of the internal trigger base mechanism.							
5:3	Inter Trigge Project: Default Valu This field ind multiple of 4	er Report Buffer Size All e: Oh All contex icates the size of buffer for internal trigger mechani pages ( i.e. 16KB).	t considered sm. This field is programmed in	terms of				
	Value Do	scription	Project					
	0b	16KB	All					
	1b	32KB	All					
	2	48KB All						
	3	64KB All						
	4	80KB All						
	5	96KB All						
	6	112KB	All					
	7	128КВ	All					



	OASTATUS	1—Obsei	vation	Architect	ure Status Register
2	Counter OverFlow Error	Project:	All	Format:	Select
	This bit is set if any of t	he counters o	overflows		
	This bit can be reset by	/ SW in B0.			
1	Buffer Overflow				
	Project:	All			
	Default Value:	0h			
	This bit is set when the	Tail-pointer -	Head po	pinter > max in	ternal trigger buffer size
0	Report Lost Error	Project:	All	Format:	Enable
	This bit is set if the Rep request was completed	oort Logic is re I. The report	equested request i	to write out th s ignored and	e counter values before the previous report the counter continue to count.
	This bit can be reset by	/ SW in B0.			

## 1.1.14.3 OASTATUS2 – Observation Architecture Status Register

		OASTATUS2	— Observa	ation Architectu	ure Status R	egister
Register Ty	/pe:	MMIO				
Address Of	ffset:	2368h				
Project:		All				
<b>Default Val</b>	ue:	00000000h				
Access:		RO				
Size (in bits	s):	32				
This regist	er is u	sed to program th	e OA unit.			
Bit De				scription		
31:6	Head	Pointer				
	Proje	ct:	All			
	Virtua repor	al address of the inte t buffer. This pointe	ernal trigger ba r must be upd	ased buffer that is upd ated by SW for interna	lated by software al trigger base but	after consuming from the fer only.
5:0	Rese	rved	Project:	All	Format:	MBZ



## 1.1.14.4 OABUFFER – Observation Architecture Buffer

	OABUF	FER—Observatio	n Architectur	e Status Reg	ister
<b>Register Type</b>	MMIO				
Address Offs	et: 23B0h				
Project:	All				
<b>Default Value</b>	: 0000000h				
Access:	RW				
Size (in bits):	32				
This register is	s used to progran	n the OA unit.			
[DevSNB A{W. data value as t [DevSNB C+]	/A}] This offset d the tail address ( This MMIO mus	bes not exist. Instead, th 0x2364). be set <u>before</u> the <b>OAST</b> .	e value is set durin ATUS1 and OAST	ng the tail address a	MMIO write to the same
Bit De			scription		
31:6 <b>R</b>	eport Buffer Of	fset			
P	roject:	All			
Т	his field specifies	64B aligned GFX MEM	address where the	chap counter valu	es are reported.
5:0 <b>R</b>	eserved	Project:	All	Format:	MBZ



## 1.1.14.5 OASTARTTRIG1 – Observation Architecture Start Trigger

		ΟΑ	STAR	TRIG	1—0	bservatio	n Arch	nitecture Buffer
Register Ty	ype: MN	/IO						
Address Of	ffset: 23	BCh						
Project:	All							
Default Val	ue: 00	00000	00h					
Access:	RV	V						
Size (in bits	<b>s):</b> 32							
This regist	er is usec	l to pi	rogram t	he OA u	ınit.			
Bit De						scr	iption	
31:16	Reserve	d	Project:	All				Format: MBZ
15:0	Thresho	ld Va	lue	Project:	All	Format:	U16	
	Threshol	d valu	e for the	compare	logic w	ithin the trigg	er logic	

# 1.1.14.6 OASTARTTRIG2 – Observation Architecture Start Trigger

	OASTARTTRIG2—Observation Architecture Start Trigger					
Register Ty	Register Type: MMIO					
Address O	ffset: 2388h					
Project:	All					
<b>Default Val</b>	ue: 0000000h					
Access:	RW					
Size (in bit	s): 32					
This regist	er is used to program the OA unit.					
Bit De	scription					
31	event select 3, to select between Boolean and NOA event for the counter 4 to count					
	0 NOA					
	1 Boolean					
30	event select 2, to select between Boolean and NOA event for the counter 3 to count					
	0 NOA					
	1 Boolean					
29	event select 1, to select between Boolean and NOA event for the counter 2 to count					
	0 NOA					
	1 Boolean					



	OASTARTTRIG2—Observation Architecture Start Trigger
28	event select 0, to select between Boolean and NOA event for the counter 1 to count
	0 NOA
	1 Boolean
27:24	Reserved
23	Threshold Enable
	Enable the threshold compare logic within the trigger logic.
22	Invert D Enable 0
	Invert the specified signal at the D stage of the trigger logic.
21	Invert C Enable 1
	Invert the specified signal at the C stage of the trigger logic.
20	Invert C Enable 0
	Invert the specified signal at the C stage of the trigger logic.
19	Invert B Enable 3
	Invert the specified signal at the B stage of the trigger logic.
18	Invert B Enable 2
	Invert the specified signal at the B stage of the trigger logic.
17	Invert B Enable 1
	Invert the specified signal at the B stage of the trigger logic.
16	Invert B Enable 0
	Invert the specified signal at the B stage of the trigger logic.
15	Invert A Enable 15
	Invert the specified signal at the A stage of the trigger logic.
14	Invert A Enable 14
	Invert the specified signal at the A stage of the trigger logic.
13	Invert A Enable 13
	Invert the specified signal at the A stage of the trigger logic.



	OASTARTTRIG2—Observation Architecture Start Trigger
12	Invert A Enable 12
	Invert the specified signal at the A stage of the trigger logic.
11	Invert A Enable 11
	Invert the specified signal at the A stage of the trigger logic.
10	Invert A Enable 10
	Invert the specified signal at the A stage of the trigger logic.
9	Invert A Enable 9
	Invert the specified signal at the A stage of the trigger logic.
8	Invert A Enable 8
	Invert the specified signal at the A stage of the trigger logic.
7	Invert A Enable 7
	Invert the specified signal at the A stage of the trigger logic.
6	Invert A Enable 6
	Invert the specified signal at the A stage of the trigger logic.
5	Invert A Enable 5
	Invert the specified signal at the A stage of the trigger logic.
4	Invert A Enable 4
	Invert the specified signal at the A stage of the trigger logic.
3	Invert A Enable 3
	Invert the specified signal at the A stage of the trigger logic.
2	Invert A Enable 2
	Invert the specified signal at the A stage of the trigger logic.
1	Invert A Enable 1
	Invert the specified signal at the A stage of the trigger logic.
0	Invert A Enable 0
	Invert the specified signal at the A stage of the trigger logic.



	OASTARTTRIG3—Obse	ervation	Archit	ecture Sta	rt Trigger
Register Ty	(pe: MMIO				
Address O	ffset: 2384h				
Project:	All				
Default Val	ue: 0000000h				
Access:	RW				
Size (in bit	s): 32				
This regist	er is used to program the OA unit.				
Bit De		5	scription		
31:28	NOA Signal Select 15	Project:	All	Format:	U4
	Select 1 of the 16 input NOA signals				
27:24	NOA Signal Select 14	Project:	All	Format:	U4
	Select 1 of the 16 input NOA signals				
23:20	NOA Signal Select 13	Project:	All	Format:	U4
	Select 1 of the 16 input NOA signals				
19:16	NOA Signal Select 12	Project:	All	Format:	U4
	Select 1 of the 16 input NOA signals				
15:12	NOA Signal Select 11	Project:	All	Format:	U4
	Select 1 of the 16 input NOA signals				
11:8	NOA Signal Select 10	Project:	All	Format:	U4
	Select 1 of the 16 input NOA signals				
7:4	NOA Signal Select 9	Project:	All	Format:	U4
	Select 1 of the 16 input NOA signals				
3:0	NOA Signal Select 8	Project:	All	Format:	U4
	Select 1 of the 16 input NOA signals				

# 1.1.14.7 OASTARTTRIG3 – Observation Architecture Start Trigger



## 1.1.14.8 OASTARTTRIG4 – Observation Architecture Start Trigger

	OASTARTTRIG4—Obse	ervation	Archi	tecture Star	rt Trigger
Register Ty	/pe: MMIO				
Address O	ffset: 2380h				
Project:	All				
Default Val	ue: 00000000h				
Access:	RW				
Size (in bit	s): 32				
This regist	er is used to program the OA unit.				
Bit De		s	cription	l	
31:28	NOA Signal Select 7	Project:	All	Format:	U4
	Select 1 of the 16 input NOA signals				
27:24	NOA Signal Select 6	Project:	All	Format:	U4
	Select 1 of the 16 input NOA signals				
23:20	NOA Signal Select 5	Project:	All	Format:	U4
	Select 1 of the 16 input NOA signals				
19:16	NOA Signal Select 4	Project:	All	Format:	U4
	Select 1 of the 16 input NOA signals				
15:12	NOA Signal Select 3	Project:	All	Format:	U4
	Select 1 of the 16 input NOA signals				
11:8	NOA Signal Select 2	Project:	All	Format:	U4
	Select 1 of the 16 input NOA signals				
7:4	NOA Signal Select 1	Project:	All	Format:	U4
	Select 1 of the 16 input NOA signals				
3:0	NOA Signal Select 0	Project:	All	Format:	U4
	Select 1 of the 16 input NOA signals				



# 1.1.14.9 OAREPORTTRIG1 – Observation Architecture Report Trigger

	OAREPORTTRIG1—Observation Architecture Report Trigger						
Register Ty	Register Type: MMIO						
Address O	ffset: 237Ch	ו					
Project:	All						
Default Val	ue: 00000	000h					
Access:	RW						
Size (in bit	<b>s):</b> 32						
This regist	er is used to	program the OA u	ınit.				
Bit De				scription			
31:16	Occurrence	e vs. Duration Selec	:t				
	Project:	All					
	Format:	Occur	rence[16]				
	1 bit per NC	1 bit per NOA counter total 16 bits					
	Value Na	me	Description			Project	
	0h	Duration				All	
	1h	Occurence				All	
15:0	Threshold	Threshold Value Project: All Format: U16					
	Threshold value for the compare logic within the trigger logic						



## 1.1.14.10 OAREPORTTRIG2 – Observation Architecture Report Trigger

	OAREPORTTRIG2—Observation Architecture Report Trigger	
Register Ty	ype: MMIO	
Address O Project:		
Default Val	lue: 0000000h	
Access:	RW	
Size (in bit	<b>(s)</b> : 32	
This regist	ter is used to program the OA unit.	
Bit De	scription	
31:24	Reserved         Project:         All         Format:         MBZ	
23	Threshold Enable	
	Enable the threshold compare logic within the trigger logic.	
22	Invert D Enable 0	
	Invert the specified signal at the D stage of the trigger logic.	
21	Invert C Enable 1	
	Invert the specified signal at the C stage of the trigger logic.	
20	Invert C Enable 0	
	Invert the specified signal at the C stage of the trigger logic.	
19	Invert B Enable 3	
	Invert the specified signal at the B stage of the trigger logic.	
18	Invert B Enable 2	
	Invert the specified signal at the B stage of the trigger logic.	
17	Invert B Enable 1	
	Invert the specified signal at the B stage of the trigger logic.	
16	Invert B Enable 0	
	Invert the specified signal at the B stage of the trigger logic.	
15	Invert A Enable 15	
	Invert the specified signal at the A stage of the trigger logic.	



	OAREPORTTRIG2—Observation Architecture Report Trigger	
14	Invert A Enable 14	
	Invert the specified signal at the A stage of the trigger logic.	_
13	Invert A Enable 13	
	Invert the specified signal at the A stage of the trigger logic.	_
12	Invert A Enable 12	
	Invert the specified signal at the A stage of the trigger logic.	-
11	Invert A Enable 11	
	Invert the specified signal at the A stage of the trigger logic.	-
10	Invert A Enable 10	
	Invert the specified signal at the A stage of the trigger logic.	-
9	Invert A Enable 9	
	Invert the specified signal at the A stage of the trigger logic.	-
8	Invert A Enable 8	
	Invert the specified signal at the A stage of the trigger logic.	-
7	Invert A Enable 7	
	Invert the specified signal at the A stage of the trigger logic.	-
6	Invert A Enable 6	
	Invert the specified signal at the A stage of the trigger logic.	_
5	Invert A Enable 5	
	Invert the specified signal at the A stage of the trigger logic.	-
4	Invert A Enable 4	
	Invert the specified signal at the A stage of the trigger logic.	-
3	Invert A Enable 3	
	Invert the specified signal at the A stage of the trigger logic.	-
2	Invert A Enable 2	
	Invert the specified signal at the A stage of the trigger logic.	_



	OAREPORTTRIG2—Observation Architecture Report Trigger
1	Invert A Enable 1
	Invert the specified signal at the A stage of the trigger logic.
0	Invert A Enable 0
	Invert the specified signal at the A stage of the trigger logic.

# 1.1.14.11 OAREPORTTRIG3 – Observation Architecture Report Trigger

OAREPORTRIG3—Observation Architecture Report Trigger								
Register Type: MMIO								
Address Offset: 2374h								
Project: All								
Default Value: 0000000h								
Access:	RW							
Size (in bit	s): 32							
This regist	er is used to program the OA unit.							
Bit De		S	criptio	n				
31:28	NOA Signal Select 15	Project:	All	Format:	U4			
	Select 1 of the 16 input NOA signals							
27:24	NOA Signal Select 14	Project:	All	Format:	U4			
	Select 1 of the 16 input NOA signals							
23:20	NOA Signal Select 13	Project:	All	Format:	U4			
	Select 1 of the 16 input NOA signals							
19:16	NOA Signal Select 12	Project:	All	Format:	U4			
	Select 1 of the 16 input NOA signals							
15:12	NOA Signal Select 11	Project:	All	Format:	U4			
	Select 1 of the 16 input NOA signals							
11:8	NOA Signal Select 10	Project:	All	Format:	U4			
	Select 1 of the 16 input NOA signals							
7:4	NOA Signal Select 9	Project:	All	Format:	U4			
	Select 1 of the 16 input NOA signals							
3:0	NOA Signal Select 8	Project:	All	Format:	U4			
	Select 1 of the 16 input NOA signals							



# 1.1.14.12 OAREPORTTRIG4 – Observation Architecture Report Trigger

OAREPORTRIG4—Observation Architecture Report Trigger								
Register Type: MMIO								
Address Offset: 2370h								
Project: All								
Default Val	Default Value: 0000000h							
Access:	RW							
Size (in bit	s): 32							
This regist	er is used to program the OA unit.							
Bit De		S	cription					
31:28	NOA Signal Select 7	Project:	All	Format:	U4			
	Select 1 of the 16 input NOA signals							
27:24	NOA Signal Select 6	Project:	All	Format:	U4			
	Select 1 of the 16 input NOA signals							
23:20	NOA Signal Select 5	Project:	All	Format:	U4			
	Select 1 of the 16 input NOA signals							
19:16	NOA Signal Select 4	Project:	All	Format:	U4			
	Select 1 of the 16 input NOA signals							
15:12	NOA Signal Select 3	Project:	All	Format:	U4			
	Select 1 of the 16 input NOA signals							
11:8	NOA Signal Select 2	Project:	All	Format:	U4			
	Select 1 of the 16 input NOA signals							
7:4	NOA Signal Select 1	Project:	All	Format:	U4			
	Select 1 of the 16 input NOA signals							
3:0	NOA Signal Select 0	Project:	All	Format:	U4			
	Select 1 of the 16 input NOA signals							



#### 1.1.14.13 CEC0-0 – Customizable Event Creation

CEC0-0—Customizable Event Creation									
Register Type:       MMIO         Address Offset:       2390h									
Project:	oject: All								
Default Val	Default Value: 00000000h								
Access:	Access: Write Only								
Size (in bit	s): 32	1 04	•.						
This regist	er is used to	program the OA t	init.						
Bit De			scription						
31:21	Reserved	Project: [De	vSNB]	Format: MBZ					
20:19	Clock Dom	ain Projec	t: DevSNB Format: U2						
	Selects clock domains for DELAY flops and BOOLEAN EVENT flops. The encoding of this field is device specific.								
	Value Na         me         Description         Project								
	000b	crclk		All					
	001b	Reserved		All					
	010b	hclk		All					
	011b	Reserved		All					
	100b	mcclk		All					
	101b	Reserved		All					
	110b	lgclk		All					
	111b	Reserved		All					
20:19	Reserved Project: Format: MBZ								
18:3	Compare V	alue Projec	t: All Format: U16						
	Bit field LSB corresponds to NOA bit 0. This field is loaded to compare against the 8 NOA signals that are fed into this block. The type of comparison that is done is controlled by the Compare Function. When the compare function is true, then the signal for the NOA event is asserted. This in turn can be counted by any of the CHAP counters.								



	CEC0-0—Customizable Event Creation							
2:0	Compare	Function Project:	All Format: U3					
	Value N	la me	Description	Project				
	000b	Any Are Equal	Compare and assert if any are equal (Can be used as OR function)	All				
	001b	Greater Than	Compare and output signal if greater than	All				
	010b	Equal	Compare and assert output if equal to (Can also be used as AND function)	All				
	011b	Greater Than or Equal	Compare and assert output if greater than or equal	All				
	100b	Less Than	Compare and assert output if less than	All				
	101b	Not Equal	Compare and assert output if not equal	All				
	110b	Less Than or Equal	Compare and assert output if less than or equal	All				
	111b	Reserved		All				



#### 1.1.14.14 CEC0-1 – Customizable Event Creation

CEC0-1—Customizable Event Creation							
Register Ty	/pe:	MMIO					
Address Of	ffset:	2394h					
Project:		All					
<b>Default Val</b>	ue:	0000000h					
Access:		Write Only					
Size (in bits	s):	32					
This registe	r is use	ed to program the C	A unit.				
Bit De					scription		
31:16	Cons	derations	Project:	All	Format:	U32	
	Bit fie bit is state same depe progr of the intere	eld LSB corresponds delayed by 1 clock machine arc covera e 4 present state, stat nding on which stat ammed to "1111", in a now preconditione est was taken. This	s to NOA bit ( before consid age. For exan ate machine s e transition is ndicating use d NOA 7:4 ar could be reco	0. 0: The N lering it in pple, NOA signals. Th of interest a pipe del nd NOA 3:( rded with	OA bit is cor event calcula bits 3:0 and e appropriate t. Bits 31:28 i ayed versior 0 signals wouthe CHAP co	nsidered in event calculations. 1: The NOA ations. This is particularly useful for doing NOA 7:4 could be programmed to the e inversion selections would be made in the delay selection would be n of the state signals. The resulting "AND" uld indicate the number of times the arc of punters.	
15:0	Mask		Project:	All	Format:	U32	
	Bit field LSB corresponds to NOA bit 0. These 8 bits are used to mask off entries from the comparison. For each bit: 0: This NOA bit is considered in event calculations. 1: This NOA bit is ignored in event calculations.						



#### 1.1.14.15 CEC1-0 – Customizable Event Creation

CEC1-0—Customizable Event Creation						
Register Type:MMIOAddress Offset:2398hProject:AllDefault Value:0000000hAccess:Write OnlySize (in bits):32						
This regist	er is used to	program the OA u	init.			
Bit De			scription			
31:21	Reserved	Project: All	Forma	t: MBZ		
20:19	Clock Domain         Project:         [DevSN Format:         U2           B]         Selects clock domains for DELAY flops and BOOLEAN EVENT flops. The encoding of this field is device specific.					
	Value Na me Description Project					
	000b	crclk		All		
	001b	Reserved		All		
	010b	hclk		All		
	011b	Reserved		All		
	100b	mcclk		All		
	101b	Reserved		All		
	110b	lgclk		All		
	111b	Reserved		All		
20:19	Reserved Project: Format: MBZ					
18:3	Compare V	alue Projec	ct: All Format: U16			
	Bit field LSB corresponds to NOA bit 0. This field is loaded to compare against the 8 NOA signals that are fed into this block. The type of comparison that is done is controlled by the Compare Function. When the compare function is true, then the signal for the NOA event is asserted. This in turn can be counted by any of the CHAP counters.					



Compar	e Function Project:	All Format: U3	
Value I	la me	Description	Project
000b	Any Are Equal	Compare and assert if any are equal (Can be used as OR function)	All
001b	Greater Than	Compare and output signal if greater than	All
010b	Equal	Compare and assert output if equal to (Can also be used as AND function)	All
011b	Greater Than or Equal	Compare and assert output if greater than or equal	All
100b	Less Than	Compare and assert output if less than	All
101b	Not Equal	Compare and assert output if not equal	All
110b	Less Than or Equal	Compare and assert output if less than or equal	All
111b	Reserved		All

### 1.1.14.16 CEC1-1 – Customizable Event Creation

CEC1-1—Customizable Event Creation						
Register Type: MMIO						
Address Offset: 239Ch						
Project:	All					
<b>Default Val</b>	ue: 000000	00h				
Access:	Write O	nly				
Size (in bit	s): 32					
This registe	r is used to prog	gram the O	A unit.			
Bit De					scription	
31:16	Consideratio	ns	Project:	All	Format:	U32
	Bit field LSB of bit is delayed state machine same 4 prese depending on programmed t of the now pre- interest was ta	orresponds by 1 clock l arc covera nt state, state which state o "1111", ir econditione aken. This o	s to NOA bit before consid age. For exar ate machine e transition is ndicating use d NOA 7:4 a could be reco	0. 0: The N dering it in mple, NOA signals. Th s of interes a pipe de nd NOA 3: prded with	IOA bit is con event calcula bits 3:0 and e appropriat t. Bits 31:28 layed versior 0 signals wo the CHAP co	Insidered in event calculations. 1: The NOA lations. This is particularly useful for doing d NOA 7:4 could be programmed to the te inversion selections would be made in the delay selection would be on of the state signals. The resulting "AND" build indicate the number of times the arc of counters.
15:0	Mask		Project:	All	Format:	U32
	Bit field LSB corresponds to NOA bit 0. These 8 bits are used to mask off entries from the comparison. For each bit: 0: This NOA bit is considered in event calculations. 1: This NOA bit is ignored in event calculations.					


### 1.1.14.17 CEC2-0 – Customizable Event Creation

CEC2-0— Customizable Event Creation							
Register Type:       MMIO         Address Offset:       23A0h         Project:       All         Default Value:       0000000h         Access:       Write Only         Size (in bits):       32							
Bit De		F0		scription			
31:21	Reserved	Project: Al				Format:	MBZ
20:19	Clock Dom	<b>ain</b> Proje	ect: [DevSN	Format:	U2		
	Selects cloc device spec	k domains for DEL/ ific.	AY flops and BO	OLEAN EVE	ENT flops. The	e encoding	g of this field is
	Value Na	me	Description				Project
	000b	crclk					All
	001b	Reserved					All
	010b	hclk					All
	011b	Reserved					All
	100b	mcclk					All
	101b	Reserved					All
	110b	lgclk					All
	111b	Reserved					All
20:19	Reserved	Project:			Format:	MBZ	
18:3	Compare V	<b>alue</b> Proje	ect: All	Format:	U16		
	Bit field LSB corresponds to NOA bit 0. This field is loaded to compare against the 8 NOA signals that are fed into this block. The type of comparison that is done is controlled by the Compare Function. When the compare function is true, then the signal for the NOA event is asserted. This in turn can be counted by any of the CHAP counters.						



Comp	are Function Project	: All Format: U3	
Valu	e Na me	Description	Project
000k	Any Are Equal	Compare and assert if any are equal (Can be used as OR function)	All
001k	Greater Than	Compare and output signal if greater than	All
010	Equal	Compare and assert output if equal to (Can also be used as AND function)	All
011b	Greater Than or Equa	Compare and assert output if greater than or equal	All
100k	Less Than	Compare and assert output if less than	All
101k	Not Equal	Compare and assert output if not equal	All
110b	Less Than or Equal	Compare and assert output if less than or equal	All
1111	Reserved		All

### 1.1.14.18 CEC2-1 – Customizable Event Creation

CEC2-1—Customizable Event Creation						
Register Ty	pe: MMIO					
Address O	ffset: 23A4h					
Project:	All					
<b>Default Val</b>	ue: 00000000h					
Access:	Write Only					
Size (in bit	<b>s):</b> 32					
This registe	r is used to program	the OA unit.				
Bit De				scription	I	
31:16	Considerations	Project:	All	Format:	U32	
	Bit field LSB corresponds to NOA bit 0. 0: The NOA bit is considered in event calculations. 1: The NOA bit is delayed by 1 clock before considering it in event calculations. This is particularly useful for doing state machine arc coverage. For example, NOA bits 3:0 and NOA 7:4 could be programmed to the same 4 present state, state machine signals. The appropriate inversion selections would be made depending on which state transition is of interest. Bits 31:28 in the delay selection would be programmed to "1111", indicating use a pipe delayed version of the state signals. The resulting "AND" of the now preconditioned NOA 7:4 and NOA 3:0 signals would indicate the number of times the arc of interest was taken. This could be recorded with the CHAP counters.					
15:0	Mask	Project:	All	Format:	U32	
	Bit field LSB corresponds to NOA bit 0. These 8 bits are used to mask off entries from the comparison. For each bit: 0: This NOA bit is considered in event calculations. 1: This NOA bit is ignored in event calculations.					



	CEC3-0—Customizable Event Creation						
Register Ty	pe: MMIO						
Address O	ffset: 23A8h	ı					
Project:	All						
<b>Default Val</b>	ue: 00000	000h					
Access:	Write	Only					
Size (in bit	<b>s):</b> 32						
This regist	er is used to	program the OA u	init.				
Bit De			scription				
31:21	Reserved	Project: All	Format	: MBZ			
20:19	Clock Dom	<b>ain</b> Projec	ct: All Format: U2				
	Selects cloc	k domains for DELA	Y flops and BOOLEAN EVENT flops. The encodir	ng of this field is			
	device speci	ific.		•			
	Value Na	me	Description	Project			
	000b	crclk		All			
	001b	Reserved		All			
	010b	hclk		All			
	011b	Reserved		All			
	100b	mcclk		All			
	101b	Reserved		All			
	110b	lgclk		All			
	111b	Reserved		All			
20:19	Reserved Project: Format: MBZ						
18:3	Compare V	alue Projec	ct: All Format: U16				
	Bit field LSB	corresponds to NO	A bit 0. This field is loaded to compare against the	8 NOA signals that			
	are fed into	this block. The type	of comparison that is done is controlled by the Co	mpare Function.			
	When the co	ompare function is true	ue, then the signal for the NOA event is asserted.	This in turn can be			
	counted by any of the CHAP counters.						

### 1.1.14.19 CEC3-0 – Customizable Event Creation



Compa	re Function Project:	All Format: U3	
Value	Na me	Description	Project
000b	Any Are Equal	Compare and assert if any are equal (Can be used as OR function)	All
001b	Greater Than	Compare and output signal if greater than	All
010b	Equal	Compare and assert output if equal to (Can also be used as AND function)	All
011b	Greater Than or Equal	Compare and assert output if greater than or equal	All
100b	Less Than	Compare and assert output if less than	All
101b	Not Equal	Compare and assert output if not equal	All
110b	Less Than or Equal	Compare and assert output if less than or equal	All
111b	Reserved		All



CEC3-1—Customizable Event Creation						
Register Ty	/pe: MMIO					
Address Of	ffset: 23ACh					
Project:	All					
<b>Default Val</b>	ue: 00000000h					
Access:	Write Only					
Size (in bits	s): 32					
This registe	r is used to program	the OA unit.				
Bit De				scription	1	
31:16	Considerations	Project:	All	Format:	U32	
	Bit field LSB corresponds to NOA bit 0. 0: The NOA bit is considered in event calculations. 1: The NOA bit is delayed by 1 clock before considering it in event calculations. This is particularly useful for doing state machine arc coverage. For example, NOA bits 3:0 and NOA 7:4 could be programmed to the same 4 present state, state machine signals. The appropriate inversion selections would be made depending on which state transition is of interest. Bits 31:28 in the delay selection would be programmed to "1111", indicating use a pipe delayed version of the state signals. The resulting "AND" of the now preconditioned NOA 7:4 and NOA 3:0 signals would indicate the number of times the arc of interest was taken. This could be recorded with the CHAP counters.					
15:0	Mask	Project:	All	Format:	U32	
	Bit field LSB corresponds to NOA bit 0. These 8 bits are used to mask off entries from the comparison. For each bit: 0: This NOA bit is considered in event calculations. 1: This NOA bit is ignored in event calculations.					

### 1.1.14.20 CEC3-1 – Customizable Event Creation



### 1.1.14.21 OANOASELECT – Observation Architecture NOA select [DevSNB]

OANOASELECT— Observation Architecture NOA Select							
Register Ty	Register Type: MMIO						
Address Of	Iress Offset: 236Ch						
Project:	All						
Default Val	ue: 00000	000h					
Access:	RW						
Size (in bits	s): 32	rogram the OA unit					
		logiani the OA unit.	e evietie e				
BIT De			scription				
31:0	Rerserved		Project:	All			
	Value Na	me	Description	Project			
	00b	csclk	NOA FM CS clk	All			
	01b	crclk	NOA FM CR clk	All			
	10b	crmclk	NOA FM CRM clk	All			
	11b	Reserved		All			
29:28	NOA Select	Bits for Counter 1	4 Project:	All			
	Value Na	me	Description	Project			
	00b	csclk	NOA FM CS clk	All			
	01b	crclk	NOA FM CR clk	All			
	10b	crmclk	NOA FM CRM clk	All			
	11b	Reserved		All			
27:26	NOA Select Bits for Counter 13         Project:         All						
	Value Na	me	Description	Project			
	00b	csclk	NOA FM CS clk	All			
	01b	crclk	NOA FM CR clk	All			
	10b	crmclk	NOA FM CRM clk	All			
	11b	Reserved		All			



OANOASELECT— Observation Architecture NOA Select					
25:24	NOA Select	Bits for Counter 1	2 Project:	All	
	Value Na	me	Description	Project	
	00b	csclk	NOA FM CS clk	All	
	01b	crclk	NOA FM CR clk	All	
	10b	crmclk	NOA FM CRM clk	All	
	11b	Reserved		All	
23:22	NOA Select	t Bits for Counter 1	1 Project:	All	
	Value Na	me	Description	Project	
	00b	csclk	NOA FM CS clk	All	
	01b	crclk	NOA FM CR clk	All	
	10b	crmclk	NOA FM CRM clk	All	
	11b	Reserved		All	
21:20	NOA Select	0 Project:	All		
	Value Na	me	Description	Project	
	00b	csclk	NOA FM CS clk	All	
	01b	crclk	NOA FM CR clk	All	
	10b	crmclk	NOA FM CRM clk	All	
	11b	Reserved		All	
19:18	NOA Select	All			
	Value Na	me	Description	Project	
	00b	csclk	NOA FM CS clk	All	
	01b	crclk	NOA FM CR clk	All	
	10b	crmclk	NOA FM CRM clk	All	
	11b	Reserved		All	



	OAN	NOASELECT-	Observation Architecture NOA Select	
17:16	NOA Select	t Bits for Counter 8	Project:	All
		Γ		1
	Value Na	me	Description	Project
	00b	csclk	NOA FM CS clk	All
	01b	crclk	NOA FM CR clk	All
	10b	crmclk	NOA FM CRM clk	All
	11b	Reserved		All
15:14	NOA Select	t Bits for Counter 7	Project:	All
				1
	Value Na	me	Description	Project
	00b	csclk	NOA FM CS clk	All
	01b	crclk	NOA FM CR clk	All
	10b	crmclk	NOA FM CRM clk	All
	11b	Reserved		All
13:12	NOA Select	t Bits for Counter 6	Project:	All
		1		
	Value Na	me	Description	Project
	00b	csclk	NOA FM CS clk	All
	01b	crclk	NOA FM CR clk	All
	10b	crmclk	NOA FM CRM clk	All
	11b	Reserved		All
11:10	NOA Select	All		
	Value Na	me	Description	Project
	00b	csclk	NOA FM CS clk	All
	01b	crclk	NOA FM CR clk	All
	10b	crmclk	NOA FM CRM clk	All
	11b	Reserved		All



	OANOASELECT— Observation Architecture NOA Select					
9:8	NOA Select	Bits for Counter 4	Project:	All		
	Value Na	me	Description	Project		
	00b	csclk	NOA FM CS clk	All		
	01b	crclk	NOA FM CR clk	All		
	10b	crmclk	NOA FM CRM clk	All		
	11b	Reserved		All		
7:6	NOA Select	Bits for Counter 3	Project:	All		
	Value Na	me	Description	Project		
	00b	csclk	NOA FM CS clk	All		
	01b	crclk	NOA FM CR clk	All		
	10b	crmclk	NOA FM CRM clk	All		
	11b	Reserved		All		
5:4	NOA Select	Bits for Counter 2	Project:	All		
	Value Na	me	Description	Project		
	00b	csclk	NOA FM CS clk	All		
	01b	crclk	NOA FM CR clk	All		
	10b	crmclk	NOA FM CRM clk	All		
	11b	Reserved		All		
3:2	NOA Select	Bits for Counter 1	Project:	All		
	Value Na	me	Description	Project		
	00b	csclk	NOA FM CS clk	All		
	01b	crclk	NOA FM CR clk	All		
	10b	crmclk	NOA FM CRM clk	All		
	11b	Reserved		All		



	OANOASELECT— Observation Architecture NOA Select							
1:0	NOA Select	Bits for Counter 0	Project:	All				
	Value Na	me	Description	Project				
	00b	csclk	NOA FM CS clk	All				
	01b	crclk	NOA FM CR clk	All				
	10b	crmclk	NOA FM CRM clk	All				
	11b	Reserved		All				



## 1.1.15 Frame Buffer Compression Control ([DevCL] Only)

This section describes the registers associated with the Frame Buffer Compression function. The primary motivation of FBC is power savings and thus it is only applicable to the Mobile Product.

#### **Programming Notes:**

- Frame buffer compression has to be disabled (via FBC\_CONTROL[31] = 0), and software has to wait until compression not in progress (FBC\_STATUS[31] == 0) before changing any of the following fields:
  - FBC\_CFB\_BASE
  - FBC\_LL\_BASE
  - FBC\_CONTROL[Mode Select]
  - o FBC\_CONTROL[Compressed Frame Buffer Stride]
  - o FBC\_CONTROL[Fence Number]

#### 1.1.15.1 FBC\_CFB\_BASE — Compressed Frame Buffer Base Address

FBC_CFB_BASE — Compressed Frame Buffer Base Address					
<b>Register Ty</b>	/pe:	MMIO			
Address O	ffset:	3200h			
Project:		DevCL			
Default Val	ue:	0000 0000h			
Access:		R/W			
Size (in bit	s):	32			
This registe Compresse	r specif <b>ed Fra</b> r	ies the physical m ne Buffers must	emory address be in Non Cac	s at which the <b>heable memo</b>	Compressed Frame Buffer is located. Note that the bry and not relocated while FBC is active.
Bit De				SCI	iption
31:12	Com	oressed Frame B	uffer Address		
	Proje	et:	DevCL		
	Defau	lt Value:	0h		
	Addre	SS:	PhysicalAdd	dress[31:12]	
	This	egister specifies E	Bits 31:12 of the	e physical add	ress of the Compressed Frame Buffer.
	Programming Notes				
	Software must guarantee that the Compressed Frame Buffer is stored in contiguous physical memory. The buffer must be 4K byte aligned. This field should not be changed unless FBC is inactive (the first VBlank start after <b>Enable Frame Buffer Compression</b> has been cleared.)				
11:0	Rese	rved Project:	DevCL	Format:	MBZ



## 1.1.15.2 FBC\_LL\_BASE — Compressed Frame Line Length Buffer Address

	FBC_LL_BASE — Compressed Frame Line Length Buffer Address					
Register Ty	ister Type: MMIO					
Address O	ffset: 3204h					
Project:	DevCL					
<b>Default Val</b>	ue: 0000 0000h					
Access:	R/W					
Size (in bit	s): 32					
This registe	r specifies the physical memory address at which the Compressed Frame Line Length Buffer is located.					
Note that the	ne Compressed Frame Buffers must be in Non Cacheable memory and not relocated while FBC is					
active.						
Bit De	scription					
31:12	Compressed Frame Line Length Buffer Address					
	Project: DevCL					
	Default Value: 0h					
	Address: PhysicalAddress[31:12]					
	This register specifies Bits 31:12 of the physical address of the Compressed Frame Line Length Buffer.					
	Programming Notes					
	Software must guarantee that the Compressed Frame Line Length Buffer is stored in contiguous physical memory. The buffer must be 4K byte aligned. This field should not be changed unless FBC is inactive (the first VBlank start after <b>Enable Frame Buffer Compression</b> has been cleared.)					
11:0	Reserved Project: DevCL Format: MBZ					



## 1.1.15.3 FBC\_CONTROL — Frame Buffer Compression Control Register

	FBC_C	ONTROL — Fra	ame Buffer Compression Control Regist	er				
Register Ty	pe: MMIO							
Address Of	ffset: 3208h							
Project:	DevCl	- 2000b						
Size (in bits	s): 32							
This registe	r is used to co	ontrol the operation of	of RLE-FBC.					
Bit De	scription							
31	Enable Frai	ne Buffer Compres	sion					
	Project:	DevC	L					
	Default Valu	e: Oh						
	Format:	Enabl	e					
	This bit is us at the next \	ed to globally enable /Blank start.	e or disable the RLE-FBC function (compression and dec	ompression)				
	Value Na	me	Description	Project				
	0h	Disable	Disable frame buffer compression.	DevCL				
	1h	Enable	Enable frame buffer compression.	DevCL				
30	Mode Selec	:t						
	Project:	DevC	L					
	Default Valu	e: Oh						
	Format:	U1						
	Value Na	me	Description	Project				
	0h	Single Pass	Single Pass mode	DevCL				
	1h	Periodic Pass	Periodic mode	DevCL				
29:16	Interval							
	Project:	DevC	L					
	Default Valu	e: Oh						
	Format:	U14						
	Range	[1,163	83]					
	This is intervel	al for which the com	pressor waits between passes. In Periodic Mode this fie	ld determines				
	the interval l	engin, in terms of fra	anies (v dialiks).					
	Zero is an ill	egal value.						

r



	FBC_CC	NTROL -	– Frame	Buffer C	ompression	<b>Control Reg</b>	ister
15	Stop Compr Modification	ressing on າ (DEBUG OI	NLY)	Project:	DevCL	Format:	Enable
	If set to '1' th source frame	e compresso e buffer is det	r will abort a ected.	a subsequent	compressing pa	ss when any modif	ication to the
14	Uncompres	sible Enable		Project:	DevCL	Format:	Enable
	If set to a '1' scanline in a	the compress pair cannot b	sor marks a e compres	as "Uncompre sed. In Defaul	ssible 10" (see tl t mode Uncomp	ne FBC_TAG regis ressible mode is tu	ter) if any rned off.
13	Reserved	Project:	DevCL	Format:	MBZ		
12:5	Compressee Buffer Stride	d Frame e	Project:	DevCL	Format:	(Stride in 64	Byte units) – 1
	This is the stride for the compressed frame buffer. This value is used to determine the line-to-line increment for the compressed frame buffer. Lines that cannot be compressed to a stride size or less are not compressed at all.						
	This field mu buffer.	ist be set to a	value less	than or equal	to the stride of t	ne source (uncomp	pressed) frame
	00h = 64B st	ride					
4	Reserved	Project:	DevCL	Format:	MBZ		
3:0	Fence Num	ber		Project:	DevCL	Format:	U3
	This field spe buffer. (Note hardware. C	ecifies the FE that only tile only the host a	NCE numb d frame but accesses th	er correspond ffers can be co e uncompres	ing to the placen ompressed). This sed frame buffer	nent of the uncomp s field is double but using a fence.	pressed frame ifered in

## 1.1.15.4 FBC\_COMMAND — Frame Buffer Compression Command Register

	FBC		IMAND —	Frame E	Buffer Co	mpression	Command Re	gister
Register Ty	/pe:	MMIO						
Address O	ffset:	320Ch						
Project:		DevCL	-					
<b>Default Val</b>	ue:	00000	000h					
Access:		R/W						
Size (in bit	s):	32						
This registe	r is us	ed to re	quest a frame	buffer comp	ression pass	while in Single	e Pass mode.	
Bit De					s	cription		
31:1	Rese	rved	Project:	DevCL	Format:	MBZ		
0	Com	press E	Enable	Р	roject:	DevCL	Format:	Enable
	Softw after comp	Software can set this bit to trigger compression in Single Pass mode. The compressor clears this bit after the compression pass is completed. This bit is ignored in Periodic Mode (i.e., it will not cause a compression pass and will always read as '0').						



	FBC_STAT	JS — Frame Buffer Compression Status Register					
<b>Register</b> T	ype: MMIO						
Address O	ffset: 3210h						
Project: DevCL							
Default Value: 2000 0000h							
Access: RO / R/W							
Size (in bit	<b>s):</b> 32						
This register operation, t	er contains status infor hough some fields ca	mation associated with the RLE-FBC function. The information is read-only in normal n be programmed as a TEST MODE.					
Bit De		scription					
31	Compressing						
	Project:	DevCL					
	Security:	RO					
	Default Value:	Oh					
	Format:	Flag					
	This status bit indica	ates that the device is currently within a compression pass.					
30	Compressed						
	Project:	DevCL					
	Security:	RO normally, R/W TEST MODE					
	Default Value:	Oh					
	Format:	Flag					
	This bit indicates the FB_CFB_BASE reg	at a compressed frame buffer is available at the address contained in the jister.					
	In normal operation compression this bi	the compressor sets this bit when it has completed the compression pass. During t is not set.					
	As a test mode this address in the FB_C progress before sett the next recompress	bit can be set if there is a software-created compressed buffer available at the CFB_BASE register. <u>Test-Mode software must check that compression is <b>not</b> in ing this bit.</u> If RLE-FBC is enabled, the compressor will clear this bit when it starts sion pass.					

#### 1.1.15.5 FBC STATUS — Frame Buffer Compression Status Register



	FBC_ST	ATUS –	- Frame	Buffer Co	mpress	sion Status Register	
29	Any Modified						
	Project:		DevCL				
	Security:		RO normally	y, R/W TEST	MODE		
	Default Value:		1h				
	Format:		Flag				
	1 = (default) Indicates that the frame buffer has been modified since the last compression pass. The compressor sets this bit on the first write to the frame buffer from the application/driver or upon an allocation within the render cache (e.g., as a result of Blt, 3D or MPEG activity). The fence number and frame buffer base address are used to determine if a write modified the frame buffer. The bit is cleared by the compressor at the start of the next compression pass.						
	In normal oper	ation this b	it is read onl	y (software m	ust not wri	ite this bit) and defaults to a "1".	
	As a test mode this bit can be set if there is a software-created compressed buffer with modified lines available at the address contained the FB_CFB_BASE register. <u>SW must check that compression is</u> <u>not in progress before setting this bit</u> . If enabled, the compression will clear this bit when it initiates the pert compression pass. This test mode is used for continuous-mode compression testing						
28:11	Reserved	Project:	DevCL	Format:	MBZ		
10:0	Current Line	Compressi	ng				
	Project:		DevCL				
	Security:		RO				
	Default Value:		0h				
	Format:		U11				
	This read only	field indica	tes the line r	number that th	ne compre	ssor is currently processing.	
	If this field is 0 line 1.	and the <b>Co</b>	mpressing	bit (Bit 31) is	set, the co	ompressor is currently on display frame	

# 1.1.15.6 FBC\_CONTROL2— Frame Buffer Compression 2<sup>nd</sup> Control Register

	FBC		TROL2—	Frame B	uffer Con	npress	ion 2 <sup>nd</sup> Control Register
Register Ty	egister Type: MMIO						
Address Of	ffset:	3214h					
Project:		DevCL					
Default Val	ue:	0000 0	000h				
Access:		R/W					
Size (in bits	s):	32					
This registe	r is us	ed to cor	ntrol the operation	ation of RLE	-FBC.		
Bit De					so	ription	
31:3	Rese	rved	Project:	DevCL	Format:	MBZ	

٦



	FBC_CON	ITROL2— Fra	ame Buffer Compression 2 <sup>nd</sup> Control Regi	ster
4	Double Buf	fer FBC Fence ar	nd Fence_DisplayY Offset Register Fields	
	Project: DevCL		CL	
	Default Value: 0h			
	Format:	Disa	able	
	Value Na	me	Description	Project
	0h		Double buffer	DevCL
	1h		Don't double buffer	DevCL
3:2	FBC C3 Mo	de		
	Project:	Dev	/CL	
	Default Valu	ie: Oh		
	Format:	U2		
	Value Na	me	Description	Project
	00		FBC IDLENESS is not looked at in order to enter Self Refresh	DevCL
	01		FBC IDLENESS is looked at in order to enter Self Refresh	DevCL
	10		FBC IDLENESS is looked at in order to enter Self Refresh. But FBC enters IDLE as it finishes compressing the current scanline pair and enters IDLE as soon as csunit asserts the inc3 signal.	DevCL
	11	Reserved	Reserved	DevCL
1	<b>CPU Fence</b>	enable		
	Project:	Dev	/CL	
	Default Valu	ie: Oh		
	Format:	Ena	ble	
	Value Na	me	Description	Project
	Oh		Display Buffer is not in a CPU fence. No modifications are expected from CPU to the Display Buffer.	DevCL
	1h		Display Buffer exists in a CPU fence.	DevCL



С	Frame Buffer Co	ompression Di	isplay Plane Select A/B	
	Project:	DevCL		
	Default Value:	0h		
	Format:	Flag		
		<u></u>	Description	Project
	value Na	lie	Description	Froject
	Oh		Enable frame buffer compression on Plane A.	All
	Oh 1h		Enable frame buffer compression on Plane A.Enable frame buffer compression on Plane B.	All
	0h 1h Programming	Notes	Enable frame buffer compression on Plane A. Enable frame buffer compression on Plane B.	All All Project

# 1.1.15.7 FBC\_DISPYOFF — FBC Fence Display Buffer Y offset

		FBC	C_DISPYC	OFF — FI	BC Fence	Display Bu	uffer Y offset		
Register Ty	ype:	MMIO							
Address O	ffset:	321Bh							
Project:		DevCL							
<b>Default Val</b>	ue:	0000 00	000h						
Access:		R/W							
Size (in bit	s):	32							
Desc									
Bit De					so	ription			
31:12	Rese	erved	Project:	DevCL	Format:	MBZ			
11:0	Fenc	Fence_YDisp Project: DevCL Format: U12							
	Y off	set from	the fence to t	the Display I	Buffer base				



F	₽ВС_	MOD_NUM— FBC	Number of M	odifications	for Recompr	ression
Register Ty	ype:	MMIO				
Address O	ffset:	3220h				
Project:		DevCL				
<b>Default Val</b>	ue:	0000 0000h				
Access:		R/W				
Size (in bit	s):	32				
<b>Trusted Ty</b>	pe:	1				
The purpos Display buff	e of thi ier.	s register is to avoid SR e	xit unless the progr	ammed number of	modifications have	ve been made to the
Bit De			s	scription		
31:1	FBC	_Mod_Num	Project:	DevCL	Format:	U12
	Num	ber of modifications to the	display buffer requ	ired before recom	pression is attemp	oted.
	If the end c	number of modifications t of the interval, re-compress	o the Frame Buffer sion is not attempte	is not equal to the d.	programmed cou	int value at the
0	FBC	_Mod_Num_Valid	Project:	DevCL	Format:	Flag
	Only	if this bit is set will the abo	ve count value be	ooked at.		

#### 1.1.15.8 FBC\_MOD\_NUM— FBC Number of Modifications for Recompression

#### 1.1.15.9 FBC\_TAG — Frame Buffer Compression TAG Interface (DEBUG)

FBC_TAG — Frame Buffer Compression TAG Interface (DEBUG)					
Register Type:	MMIO				
Address Offset:	3300h				
Project:	All				
Default Value:	0000000h;				
Access:	R/W				
Size (in bits):	49x32				
Trusted Type:	1				
Trusted Type:	1				

The device implements 49 DWords of Tag data for RLE-FBC compression. Each DWord contains storage for a 2-bit Tag value associated with a frame buffer line pair.

49 DWords are required to support the required 1536 display lines (= 48 x 32), as an extra DWord may be required due to the alignment of the source (uncompressed) frame buffer. I.e., if the source frame buffer starts on an odd tile line, line 0 corresponds to bit 1 of 3300 (bit 0 is unused) and the 49<sup>th</sup> DWord may be required. If the source frame buffer starts on an even tile line, line 0 corresponds to bit 0 of 3300.



FBC_TAG — Frame Buffer Compression TAG Interface (DEBUG)						
DWord B	it	Description				
048	31:30	Tag for lines 30&31 Project: All Format: FBC Tag				
		For lines: (DWord) + 30 and (DWord) + 31				
	29:28	Tag for lines 29&28 Project: All Format: FBC Tag				
		For lines: (DWord) + 30 and (DWord) + 31				
	27:26	Tag for lines 27&26 Project: All Format: FBC Tag				
		For lines: (DWord) + 30 and (DWord) + 31				
	25:24	Tag for lines 25&24 Project: All Format: FBC Tag				
		For lines: (DWord) + 30 and (DWord) + 31				
	23:22	Tag for lines 23&22         Project:         All         Format:         FBC Tag				
		For lines: (DWord) + 30 and (DWord) + 31				
	21:20	Tag for lines 21&20         Project:         All         Format:         FBC Tag				
		For lines: (DWord) + 30 and (DWord) + 31				
	19:18	Tag for lines 19&18         Project:         All         Format:         FBC Tag				
		For lines: (DWord) + 30 and (DWord) + 31				
	17:16	Tag for lines 17&16         Project:         All         Format:         FBC Tag				
		For lines: (DWord) + 30 and (DWord) + 31				
	15:14	Tag for lines 15&14         Project:         All         Format:         FBC Tag				
		For lines: (DWord) + 30 and (DWord) + 31				
	13:12	Tag for lines 13&12         Project:         All         Format:         FBC Tag				
		For lines: (DWord) + 30 and (DWord) + 31				
	11:10	Tag for lines 11&10         Project:         All         Format:         FBC Tag				
		For lines: (DWord) + 30 and (DWord) + 31				
	9:8	Tag for lines 9&8         Project:         All         Format:         FBC Tag				
		For lines: (DWord) + 30 and (DWord) + 31				
	7:6	Tag for lines 7&6         Project:         All         Format:         FBC Tag				
		For lines: (DWord) + 30 and (DWord) + 31				
	5:4	Tag for lines 5&4         Project:         All         Format:         FBC Tag				
		For lines: (DWord) + 30 and (DWord) + 31				
	3:2	Tag for lines 3&2         Project:         All         Format:         FBC Tag				
		For lines: (DWord) + 30 and (DWord) + 31				
	1:0	Tag for lines 1&0         Project:         All         Format:         FBC Tag				
		For lines: (DWord) + 30 and (DWord) + 31				



FBC_TAG — Frame Buffer Compression TAG Interface (DEBUG)								
	31:0	Tag for lines DW# + 1&0						
		Project:	All					
		Format:	FBC T	ag See below				
		For lines: (	DWord) + 30 and ([	DWord) + 31				
		Value Na	me	Description	Project			
		00	Modified	At least one of the associated lines was modified since the last compression pass started.	All			
		01	Uncompressed	The associated lines are uncompressed and are candidate for compression in the next pass	All			
		10	Uncompressible	The associated lines are uncompressible and are not candidate for compression in the next pass.	All			
		11	Compressed	The associated lines are compressed	All			



# **1.2 Fence Registers**

# 1.2.1 **FENCE — Graphics Memory Fence Table Registers**

	FENCE — Graphics Memory Fence Table Registers
Register Type:	MMIO
Address Offset:	3000h
Project:	All
Default Value:	0000000h;
Access:	R/W
Size (in bits):	16x64
Trusted Type:	
Address Offset:	03000h – 03007h: FENCE_0
	0307Ch – 0307Fh: FENCE 15
	0507 CH = 0507 H. TENCE_15
The graphics devic (See <i>Memory Inter</i> the fence registers Surface Tiling (PS memory.	the performs address translation from linear space to tiled space for a CPU access to graphics memory face Functions chapter for information on these memory layouts) using the fence registers. Note that are used <b>only for CPU accesses to gfx memory</b> . Graphics rendering/display pipelines use Per T) parameters (found in SURFACE_STATE – see the Sampling Engine chapter) to access tiled gfx
The intent of tiling while still locating is done such that th performance. Appl must perform linea	is to locate graphics data that are close (in X and Y surface axes) in one physical memory page some amount of line oriented data sequentially in memory for display efficiency. All 3D rendering ne QWords of any one span are all located in the same memory page, improving rendering ications view surfaces as linear, hence when the cpu access a surface that is tiled, the gfx hardware ir to tiled address conversion and access the correct physical memory location(s) to get the data.
Tiled memory is su surface that has a v constants required pitch and size. The uses the GMAddr of rendering surface i fence register. Fen- graphics memory.	apported for rendering and display surfaces located in graphics memory. A tiled memory surface is a width and height that are subsets of the tiled region's pitch and height. The device maintains the by the memory interface to perform the address translations. Each tiled region can have a different cCPU-memory interface needs the surface pitch and tile height to perform the address translation. It (PCI-BAR) offset address to compare with the fence start and end address, to determine if the s tiled. The tiled address is generated based on the tile orientation determined from the matching ce ranges are at least 4 KB aligned. Note that the fence registers are used <u>only for CPU accesses</u> to
A Tile represents 4 512Bs for X major is an integer multip	KB of memory. Tile height is 8 rows for X major tiles and 32 rows for Y major tiles. Tile Pitch is tiles and 128Bs for Y major tiles. The surface pitch is programmed in 128B units such that the pitch ole of "tile pitch".
Engine restrictions Note that X major compensation dest Sampler, depth, co overlay and display	on tile surface usage are detailed in Surface Placement Restrictions (Memory Interface Functions). tiles can be used for Sampler, Color, Depth, motion compensation references and motion ination, Display, Overlay, GDI Blt source and destination surfaces. Y major tiles can be used for lor and motion compensation assuming they do not need to be displayed. GDI Blit operations, y cannot used Tiled Y orientations.
A "PST" graphics	surface that will also be accessed via fence needs its base address to be tile row aligned.



#### FENCE — Graphics Memory Fence Table Registers

Hardware handles the flushing of any pending cycles when software changes the fence upper/lower bounds.

Fence Table Registers occupy the address range specified above. Each Fence Table Register has the following format.

FENCE registers are *not* reset by a <u>graphics</u> reset. They will maintain their values unless a full chipset reset is performed.

DWord B	t	Description					
015	63:44	Fence Upper Bound					
		Project:	All				
		Address:	GraphicsAddress[3	31:12]			
		Bits 31:12 of the endir aligned to a 4KB page (Upper Bound is inclu	ng Graphics Address e. This address repre ded in the fence regi	of the fence region. esents the last 4KB pa on).	Fence regions must be ge of the fence region		
		Graphics Address is the	ne offset within GMA	DR space.			
	45:32	Reserved Project: All Format: MBZ					
	31:12	Fence Lower Bound					
		Project:	All				
		Address:	dress: GraphicsAddress[31:12]				
		Bits 31:12 of the starti aligned to 4KB. This a Bound is included in t	Bits 31:12 of the starting Graphics Address of the fence region. Fence regions must be aligned to 4KB. This address represents the first 4KB page of the fence region (Lowe Bound is included in the fence region).				
		Graphics Address is the	ne offset within GMA	DR space.			
	11:2	Fence Pitch					
		Project:	All				
		Default Value:	0h	DefaultVaueDesc			
		Format:	U10-1		Width in 128 bytes		
	This field specifies the width (pitch) of the fence region in multiple of "tile width". Fo this field must be programmed to a multiple of 512B ("003" is the minimum value) ar Tile Y this field must be programmed to a multiple of 128B ("000" is the minimum va				e of "tile width". For Tile X minimum value) and for " is the minimum value).		
	000h = 128B 001h = 256B						
		3FFh = 128KB					



FENCE — Graphics Memory Fence Table Registers						
	1	Tile Walk				
		Project:	All			
		Format:	MI_TileWa	ılk		
		This field s	pecifies the spatial orde	ering of QWords within tiles.		
		Value Na	me	Description	Project	
		0h	MI_TILE_XMAJOR	Consecutive SWords (32 Bytes) sequenced in the X direction	All	
		1h	MI_TILE_YMAJOR	Consecutive OWords (16 Bytes) sequenced in the Y direction	All	
	0	Fence Val	id			
		Project:	All			
		Format:	MI_ Fence	Valid		
		This field specifies whether or not this fence register defines a fence region.				
		Value Na	me	Description	Project	
		0h	MI_FENCE_INVALID		All	
		1h	MI_FENCE_VALID		All	

# **1.3 Memory Interface Commands for Rendering Engine**

### 1.3.1 Introduct ion

This chapter describes the formats of the "Memory Interface" commands, including brief descriptions of their use. The functions performed by these commands are discussed fully in the *Memory Interface Functions* Device Programming Environment chapter.

This chapter describes MI Commands for the original graphics processing engine. The term "for Rendering Engine" in the title has been added to differentiate this chapter from a similar one describing the MI commands for the Media Decode Engine.

The commands detailed in this chapter are used across products within the Gen4+ family. However, slight changes may be present in some commands (i.e., for features added or removed), or some commands may be removed entirely.



### **1.3.2 Software Synchronization Commands**

To support mid-triangle interruption, certain commands need to be placed in a temporary location in hardware until primitive commands are complete. This introduces out-of-order command execution. Below show the commands that are affected. Note that the INSTPM register has a bit that is used to force in-order execution.

Command	Qualifications
MI_NOOP	When writing to the NOOPID register
MI_USER_INTERRUPT	Always
MI_PROBE	Writing out new value after check
MI_UNPROBE	Always
MI_SEMAPHORE_MBOX	Memory write
MI_STORE_DATA_IMM	Always
MI_STORE_DATA_INDEX	Always
MI_LOAD_REGISTER_IMM	Always
MI_UPDATE_GTT	Always
MI_STORE_REGISTER_MEM	Register read is done in-order, register write done out-of-order

#### Doc Ref #: IHD\_OS\_V1Pt3\_3\_10



# 1.3.3 MI\_ARB\_CHECK

MI_ARB_CHECK						
Project:	All	Length Bias: 1				
Engine:	Render					
	CHECK instruction is used to	about the sing buffer double buffered band a sinter (as sister UUDTD)				

The MI\_ARB\_CHECK instruction is used to check the ring buffer double buffered head pointer (register UHPTR). This instruction can be used to pre-empt the current execution of the ring buffer. Note that the valid bit in the updated head pointer register needs to be set for the command streamer to be pre-empted.

Programming Note:

- The current head pointer is loaded with the updated head pointer register independent of the location of the updated head
- If the current head pointer and the updated head pointer register are equal, hardware will automatically reset the valid bit corresponding to the UHPTR
- For Gen6 this instruction can be placed only in a ring buffer, never in a batch buffer. For Gen7+ it can be in either a ring buffer or batch buffer.
- For pre-emption, the wrap count in the ring buffer head register is no longer maintained by hardware. The hardware updates the wrap count to the value in the UHPTR register.

DWord B	it		Description		
0	31:29	Command Type			
		Default Value: 0h	MI_COMMAND	Format:	OpCode
	28:23	MI Command Opcode			
		Default Value: 05h	MI_ARB_CHECK	Format:	OpCode
	22:0	Reserved Project:	All Format: MBZ		



# 1.3.4 MI\_BATCH\_BUFFER\_END

		MI_BATCH_BUFFER_END								
Project: Engine:	All Ren	der	1							
The MI_BA initiated usin	The MI_BATCH_BUFFER_END command is used to terminate the execution of commands stored in a <i>batch buffer</i> initiated using a MI_BATCH_BUFFER_START command.									
DWord B	it	Description								
0	31:29	Command Type Default Value: 0h MI_COMMAND	Format: OpCode							
	28:23	MI Command Opcode Default Value: 0Ah MI_BATCH_BUFFER_END	Format: OpCode							
	22:0	Reserved Project: All Format: MBZ								
1	31:0	Semaphore Data Dword Data dword to compare memory. The Data dword is supplied by software to control execution of the command buffer. If the compare is enabled and the data at <b>Semaphore</b> <b>Address</b> is greater than this dword, the execution of the command buffer should continue.								
2	31:3	Semaphore Address Qword address to fetch Data Dword(DW0) from memory. HW will compare the Data Dword(DW0) with Semaphore Data Dword								
	2:0	Reserved Project: All	Format: MBZ							



## 1.3.5 MI\_BATCH\_BUFFER\_START

MI_BATCH_BUFFER_START						
Project:	All	Length Bias:	2			
Engine:	Render					

The MI\_BATCH\_BUFFER\_START command is used to initiate the execution of commands stored in a *batch buffer*. For restrictions on the location of batch buffers, see Batch Buffers in the Device Programming Interface chapter of *MI Functions*.

#### Programming Notes:

- Batch buffers referenced with physical addresses must not extend beyond the end of the starting physical page (can't span physical pages). However, a batch buffer initiated using a physical address can chain to another buffer in another physical page.
- A batch buffer initiated with this command must end either with a MI\_BATCH\_BUFFER\_END command or by chaining to another batch buffer with an MI\_BATCH\_BUFFER\_START command.
- For virtual batch buffers, it is essential that the address location beyond the current page be populated inside the GTT. HW performs over-fetch of the command addresses and any over-fetch requires a valid TLB entry. A single extra page beyond the batch buffer is sufficient.
- Prior to sending batch buffer start command with clear command buffer enable set, software has to ensure pipe is flushed explicitly by sending MI\_FLUSH or PIPE\_CONTROL with CS Stall set..

DWord Bit		Description					
0	31:29	Command Type					
		Default Value: 0h MI_COMMAND Format: OpCode					
	28:23	MI Command Opcode					
		Default Value: 31h MI_BATCH_BUFFER_START Format: OpCode					
	22:13	Reserved Project: All Format: MBZ					
	12	Batch Buffer         Project:         All         Format:         U1           Encrypted Memory         Read Enable         Format:         U1					
		The Command Streamer will request batch buffer data from serpent memory if this bit is enabled. If disabled then the batch buffer will be fetched from non-encrypted memory.					
	Commands in the Table 3-7 Priviledged Commands are not allowed from Encryped Batch Buffers and will be turned into NOOP commands in the command streamer. Any write that is generated from the encrypted batch buffer will write encrypted data.						
	11	Clear Command Project: All Format: U1 Buffer Enable					
		The following batch buffer is to be executed from the Write Once protected memory area. The address of the batch buffer is an offset into the WOPCM area. This batch buffer needs to be pre-ceded by a MI_FLUSH command or PIPE_CONTROL with CS Stall set.					
	10:9	Reserved         Project:         All         Format:         MBZ					

• The dword following this command in the batch buffer should always be MI\_NOOP.



MI_BATCH_BUFFER_START								
	8	Buffer Security and Address Space Indicator						
		Project:	All					
		Format:	MI_B	ufferSecurityType				
		When this cc associated b MI_STORE_ secure buffe of <i>MI Functio</i> "chained" ba inherits the in	When this command is executed directly from a ring buffer, this field is used to specify the associated batch buffer as a <i>secure</i> or <i>non-secure</i> buffer. Certain operations (e.g., MI_STORE_DATA_IMM commands to privileged memory) are prohibited within non-secure buffers. See Batch Buffer Protection in the Device Programming Interface chapter of <i>MI Functions</i> . When this command is executed from within a batch buffer (i.e., is a "chained" batch buffer command), this field is IGNORED and the next buffer in the chain inherits the initial buffer's security characteristics.					
		Value Na	me	Description	Project			
		0h     MI_BUFFER_ SECURE     This batch buffer is secure and will be accessed via the GGTT.     All						
		Programming Notes Project						
		Notes All						
		Errata De scription Project						
		#	Desc		All			
	7:0	DWord Leng	ıth					
		Default Value	e: Oh	Excludes DWord (0,1)				
		Format:	=n	Total - Bias				
1	31:2	Batch Buffe	r Start Address	5				
		Project:	All					
		Address:	Grapl	hicsAddress[31:2]				
		Surface Type: BatchBuffer						
		This field spe	cifies Bits 31:2	of the starting address of the batch buffer.				
	1:0	Reserved	Project: All	Format: MBZ				

### 1.3.5.1 Command Access of Privileged Memory

Memory space mapped through the global GTT is considered "privileged" memory. Commands that have the capability of accessing both privileged and unprivileged (PPGTT space) memory will contain a bit that, if set, will attempt a "privileged" access through the GGTT rather than an unprivileged access through the context-local PPGTT.

"User mode" command buffers should not be able to access privileged memory under any circumstances. These command buffers will be issued by the kernel mode driver with the batch buffer's **Buffer Security** Indicator set to "non-secure". Commands in such a batch buffer are not allowed to access privileged memory. The commands in these buffers are supplied by the user mode driver and will not be validated by the kernel mode driver.



"Kernel mode" command buffers are allowed to access privileged memory. The batch buffers Buffer Security indicator is set to "secure" in this case. In some of the commands that access memory in a secure batch buffer, a bit is provided in the command to steer the access to Per process or Global virtual space. Secure batch buffers are executed from the global GTT.

Commands in ring buffers and commands in batch buffers that are marked as secure (by the kernel mode driver) are allowed to access both privileged and unprivileged memory and may choose on a command-by-command basis.

#### Table 1. GGTT and PPGTT Usage by Command

Command	Address	Allowed Access
MI_BATCH_BUFFER_START*	Command Address	Selectable
MI_DISPLAY_FLIP	Display Buffer Base	GGTT Only
MI_STORE_DATA_IMM*	Storage Address	Selectable
MI_STORE_DATA_INDEX**	Storage Offset	Selectable
MI_STORE_REGISTER_MEM*	Storage Address	Selectable
MI_SEMAPHORE_MBOX	Semaphore Address	Selectable
PIPE_CONTROL	STDW Address	Selectable

\*Command has a GGTT/PPGTT selector added to it vs. previous Gen4 family products.

\*\*Added bit allows offset to apply to global HW Status Page or PP HW Status Page found in context image.

#### 1.3.5.2 Privileged Commands

A subset of the commands are privileged. These commands may be issued only from a secure batch buffer or directly from a ring. If one of these commands is parsed in a non-secure batch buffer, an error is flagged and the command is dropped. For commands that generates a write, the hardware will complete the transaction but the byte enables are turned off. Batch buffers from the User mode driver are passed directly to the kernel mode driver which does not validate them but issues them with the Security Indicator set to 'non-secure' to protect the system from an attack using these privileged commands.

#### Table 2. Privileged Commands

Privileged Command	Function in non-privileged batch buffers
MI_LOAD_REGISTER_IMM	Byte enables are turned off
MI_UPDATE_GTT	Byte enabled are turned off
MI_STORE_REGISTER_MEM	Command is translated and completed with byte enables turned off
MI_DISPLAY_FLIP	Command is ignored by the hardware

Command privilege applies the same way in Basic Scheduler mode. Parsing one of the commands in the table above from a non-secure batch buffer will flag an error and convert the command to a NOOP.



### 1.3.5.3 Privileged Commands [PreDevSNB]

A subset of the commands are privileged. These commands may be issued only from a secure batch buffer or directly from a ring. If one of these commands is parsed in a non-secure batch buffer, an error is flagged and the command is dropped. For commands that generates a write, the hardware will complete the transaction but the byte enables are turned off. Batch buffers from the User mode driver are passed directly to the kernel mode driver which does not validate them but issues them with the Security Indicator set to 'non-secure' to protect the system from an attack using these privileged commands.

#### **Table 3. Privileged Commands**

Privileged Command	Function in non-privileged batch buffers
MI_LOAD_REGISTER_IMM	Byte enables are turned off
MI_UPDATE_GTT	Byte enabled are turned off
MI_STORE_REGISTER_MEM	Command is translated and completed with byte enables turned off
MI_DISPLAY_FLIP	Command is ignored by the hardware

Command privilege applies the same way in Basic Scheduler mode. Parsing one of the commands in the table above from a non-secure batch buffer will flag an error and convert the command to a NOOP.



### 1.3.6 MI\_DISPLAY\_FLIP

MI_DISPLAY_FLIP			
Project:	All	Length Bias: 2	
Engine:	Render		

The MI\_DISPLAY\_FLIP command is used to request a specific display plane to switch (flip) to display a new buffer. The buffer is specified with a starting address and pitch. The tiled attribute of the buffer start address is programmed as part of the packet. This command is specific to the render engine

The operation this command performs is also known as a "display flip request" operation – in that the flip operation itself will occur at some point in the future. This command specifies when the flip operation is to occur: either synchronously with vertical retrace to avoid tearing artifacts (possibly on a future frame), or asynchronously (as soon as possible) to minimize rendering stalls at the cost of tearing artifacts.

#### Programming Notes:

- This command simply requests a display flip operation -- command execution then continues normally. There
  is no guarantee that the flip (even if asynchronous) will occur prior to subsequent commands being executed.
  (Note that completion of the MI\_FLUSH command does not guarantee that outstanding flip operations have
  completed). The MI\_WAIT\_FOR\_EVENT command can be used to provide this synchronization by pausing
  command execution until a pending flip has actually completed. This synchronization can also be performed
  by use of the Display Flip Pending hardware status. See Display Flip Synchronization in the Device
  Programming Interface chapter of *MI Functions*.
- 2. After a display flip operation is requested, software is responsible for initiating any required synchronization with subsequent buffer clear or rendering operations. For multi-buffering (e.g., double buffering) operations, this will typically require updating SURFACE\_STATE or the binding table to change the rendering (back) buffer. In addition, prior to any subsequent clear or rendering operations, software must typically ensure that the new rendering buffer is not actively being displayed. Again, the MI\_WAIT\_FOR\_EVENT command or Display Flip Pending hardware status can be used to provide this synchronization. See Display Flip Synchronization in the Device Programming Interface chapter of *MI Functions*.
- 3. The display buffer command uses the X and Y offset for the tiled buffers from the Display Interface registers. Software is allowed to change the offset via the MMIO interface irrespective of the flip commands enqueued in the command stream. For tiled buffers, the display subsystem uses the X and Y offset in generation of the final request to memory. The offset is always updated on the next vblank for both Synchronous and Asynch Flips. It is not necessary to have a flip enqueued to update the X and Y offset
- 4. The display buffer command uses the linear dword offset for the linear buffers from the Display Interface registers. Software is allowed to change the offset via the MMIO interface irrespective of the flip commands enqueued in the command stream. For linear buffers, the display subsystem uses the dword offset in generation of the final request to memory.
  - For synchronous flips the offset is updated on the next vblank. It is not necessary to have a sync flip enqueued to update the dword offset.
  - Linear memory does not support asynchronous flips
- 5. DWord 3 (panel fitter flip) must not be sent with asynchronous flips. It is only allowed to be sent with synchronous flips.



MI_DISPLAY_FLIP				
DWord B	DWord Bit Description			
0	31:29	Command Type		
		Default Value: 0h MI_COMMAND Format: OpCode		
	28:23	MI Command Opcode		
		Default Value: 14h MI_DISPLAY_FLIP Format: OpCode		
	22	Async Flip Project: All Format: Enable Indicator		
		This bit should always be set if DW2 [1:0] == '01' (async flip). This field is required due to HW limitations. This bit is used by the render pipe while DW2 is used by the display hardware.		
	18:8	Reserved Project: Format: MBZ		
	7:0	DWord Length		
		Default Value: 0h Excludes DWord (0,1)		
		Format: =n Total Length - 2		
1	31:16	Reserved Project: All Format: MBZ		
	15:6	Display Buffer Pitch		
		Project: All		
		Default Value: 0h DefaultVaueDesc		
		Format: U10		
		For Synchronous Flips only, this field specifies the 64-byte aligned pitch of the new display buffer.		
	For Asynchronous Flips, this parameter is programmed so that all the flips in a flip chain should maintain the same pitch as programmed with the last synchronous flip or direct thru mmio.			
	5:1 Reserved Project: All Format: MBZ			



Project:	All	Length Bias: 2
Engine:	Render	

The MI\_DISPLAY\_FLIP command is used to request a specific display plane to switch (flip) to display a new buffer. The buffer is specified with a starting address and pitch. The tiled attribute of the buffer start address is programmed as part of the packet. This command is specific to the render engine

The operation this command performs is also known as a "display flip request" operation – in that the flip operation itself will occur at some point in the future. This command specifies when the flip operation is to occur: either synchronously with vertical retrace to avoid tearing artifacts (possibly on a future frame), or asynchronously (as soon as possible) to minimize rendering stalls at the cost of tearing artifacts.

#### Programming Notes:

- 6. This command simply requests a display flip operation -- command execution then continues normally. There is no guarantee that the flip (even if asynchronous) will occur prior to subsequent commands being executed. (Note that completion of the MI\_FLUSH command does not guarantee that outstanding flip operations have completed). The MI\_WAIT\_FOR\_EVENT command can be used to provide this synchronization by pausing command execution until a pending flip has actually completed. This synchronization can also be performed by use of the Display Flip Pending hardware status. See Display Flip Synchronization in the Device Programming Interface chapter of *MI Functions*.
- 7. After a display flip operation is requested, software is responsible for initiating any required synchronization with subsequent buffer clear or rendering operations. For multi-buffering (e.g., double buffering) operations, this will typically require updating SURFACE\_STATE or the binding table to change the rendering (back) buffer. In addition, prior to any subsequent clear or rendering operations, software must typically ensure that the new rendering buffer is not actively being displayed. Again, the MI\_WAIT\_FOR\_EVENT command or Display Flip Pending hardware status can be used to provide this synchronization. See Display Flip Synchronization in the Device Programming Interface chapter of *MI Functions*.
- 8. The display buffer command uses the X and Y offset for the tiled buffers from the Display Interface registers. Software is allowed to change the offset via the MMIO interface irrespective of the flip commands enqueued in the command stream. For tiled buffers, the display subsystem uses the X and Y offset in generation of the final request to memory. The offset is always updated on the next vblank for both Synchronous and Asynch Flips. It is not necessary to have a flip enqueued to update the X and Y offset
- 9. The display buffer command uses the linear dword offset for the linear buffers from the Display Interface registers. Software is allowed to change the offset via the MMIO interface irrespective of the flip commands enqueued in the command stream. For linear buffers, the display subsystem uses the dword offset in generation of the final request to memory.
  - For synchronous flips the offset is updated on the next vblank. It is not necessary to have a sync flip enqueued to update the dword offset.
  - Linear memory does not support asynchronous flips
- 10. DWord 3 (panel fitter flip) must not be sent with asynchronous flips. It is only allowed to be sent with synchronous flips.



2	31:12	Display Buffer Base Address         Project:       All         Address:       GraphicsAddress[31:12]         This field specifies Bits 31:12 of the Graphics Address of the new display buffer. (Refer to the Display Address Start Address Register description in the Display Registers chapter).			
		Program	iming Notes		
		•	The Display buffe This address is a process) GTT	er must reside completely in Main Me always translated via the <i>global</i> (rathe	mory er than per-
	1:0	Flip Type         Project:       All         Default Value:       00h       Synchronous flip         This field specifies whether the flip operation should be performed asynchronously to vertical retrace.			
		Value Na me Description		Description	Project
		00h	Sync Flip	The flip will occur during the vertical blanking interval – thus avoiding any tearing artifacts.	All
		01h	Async Flip	The flip will occur "as soon as possible" – and may exhibit tearing artifacts	All
		1Xh	Reserved		All
	Programming Notes				
		<ul> <li>The Display Buffer Pitch and Tile parameter fields cannot be changed for asynchronous flips (i.e., the new buffer must have the same pitch/tile format as the previous buffer).</li> <li>Supported on X-Tiled Frame buffers only.</li> </ul>			
		For Asynch Flips the Bullers used must be 32KB aligned.     Supported on Display Planes A and B and C only			neu.
3	31	Enable Pa Fitter	anel Project	t: All Format: Enable	
	Enables the panel fitter on the pipe attached to the plane selected for the				ed for this flip.
	30:28	Reserved Project: All Format: MBZ			



27:16	Pipe Horizontal So Size	ource Image	Project:	All	Format:	U32
	This 12-bit field spe determines the size blender. The value	ecifies Horizon e of the image programmed	ntal source i created by should be tl	mage size the displa <u>y</u> he source	up to 4096. y planes sent image size m	This t to the ninus one.
	This field obeys all	the rules of th	ne Horizonta	I Source I	mage Size re	gisters.
	The pipe affected w	vill be the pipe	e attached to	the plane	selected for	this flip.
15:12	Reserved Proje	ct: All	Format:	MBZ		
11:0	Pipe Vertical Sour ReSize	ce Image	Project:	All	Format:	U32
	This 12-bit field spe This determines the blender. The value	ecifies the neve e size of the in e programmed	w vertical so mage create d should be t	urce image d by the d the source	e size up to 4 isplay planes image size r	096 lines. s sent to the minus one.
	This field obeys all	the rules of t	he Vertical S	Source Ima	ige Size regis	sters.
	The pipe affected w	vill be the pipe	e attached to	the plane	selected for	this flip.

### 1.3.7 MI\_FLUSH

MI_FLUSH			
Project:	All	Length Bias:	1
Engine:	Render		

The MI\_FLUSH command is used to perform an internal "flush" operation. The parser pauses on an internal flush until all drawing engines have completed any pending operations and the read caches are invalidated including the texture cache accessed via the Sampler or the data port. In addition, this command can also be used to:

- 1. Flush any dirty data in the Render Cache to memory. This is done by default, however this can be inhibited.
- 2. Invalidate the state and command cache.

**Usage note**: After this command is completed and followed by a Store DWord-type command, CPU access to graphics memory will be coherent (assuming the Render Cache flush is not inhibited). This command is specific to the render engine. Other engines use MI\_FLUSH\_DW

[DevSNB]: This command is considered deprecated and will be removed completely in future projects. If it must still be used, enable bit 12 in the MI\_MODE (0x209C) register

Note that if no post-sync operation is enabled for Flush completion, a register write to DE scratch space will be generated by command streamer. Scratch space description is given in DE Bspecs.


			Γ	MI_FLUSH		
DWord Bi	t		Description			
0	31:29	Command Default Val	<b>Type</b> ue: 0h MI_	_COMMAND Format: Op0	Code	
	28:23	MI Comma Default Val	and Opcode ue: 04h MI_	_FLUSH Format: OpC	Code	
	22:7	Reserved	Project: All	Format: MBZ		
	6	Protected Enable	memory Proje	ct: All Format: Enable		
		After comp Memory. C memory.	letion of the flush, nly command stre	the hardware will limit all access to the Protected Co eamer initiated cacheable writes are allowed to non-P	ntent CM	
	5	Indirect St	ate Pointers Disa	able Project: All Format: Disa	able	
		At the com as invalid i	pletion of the flush e the indirect point	n, the indirect state pointers in the hardware will be co ters will not be restored for the context.	nsidered	
	4	Generic M	edia State Clear	Project: All Format: Disa	able	
		once all the been issue 3D context be saved a an MI_FLU	save, assuming no new state is initiated after the flush. If clear, the generic media state context save state will not be affected. An MI_FLUSH with this bit set should be issued once all the Media Objects that will be processed by a given persistent root thread have been issued or when an MI_SET_CONTEXT switching from a generic media context to a 3D context completes. When using MI_SET_CONTEXT, once state is programmed, it will be saved and restarted as part of any context each time that context is saved/restored until an MI_ELUSH with this bit set to a save the context of a save the context of a save the saved in the context is saved/restored until be saved and restarted as part of any context each time that context is saved/restored until and the save the save the save the saved in the save the save the save the save the saved and restarted as part of any context each time that context is saved/restored until and the save			
	3	Global Sna	Global Snapshot Count Reset Project: All Format: Boolean			
		Program	ming Notes		Project	
		TIMESTA PS_DEP	MP are <i>not</i> reset ſH_COUNT can b	by MI_FLUSH with this bit set. TIMESTAMP and e reset by writing 0 to them	All	
		Value Na	me	Description	Project	
		0h	Don't Reset	Do not reset the snapshot counts or Statistics Counters.	All	
		1h	Reset	Reset the snapshot count in Gen4 for all the units and reset the Statistics Counters except as noted above.	All	
	2	Render Cache Flush Inhibit         Project:         All         Format:         Boolean				
		If set, the F	If set, the Render Cache is not flushed as part of the processing of this command.			
		Value Na	me	Description	Project	
		0h	Flush	Flush the Render Cache	All	
		1h	Don't Flush	Do not flush the Render Cache	All	



MI_FLUSH					
	1	State/Instruction Cache Invalidate         Project:         All         Format:         Boolean           If set, Invalidates the State and Instruction Cache         Format:         Boolean         Format:         Boolean			
		Value Na	me	Description	Project
		0h	Don't Invalidate	Leave State/Instruction Cache unaffected	All
		1h	Invalidate	Invalidate State/Instruction Cache	All
	0	Reserved	Project: All	Format: MBZ	

## 1.3.8 MI\_LOAD\_REGISTER\_IMM

		MI_LOAD_REGISTER_IMM	
Project:	All	Length Bias:	2
Engine:	Render		

The MI\_LOAD\_REGISTER\_IMM command requests a write of up to a DWord constant supplied in the command to the specified Register Offset (i.e., offset into Memory-Mapped Register Range).

#### Programming Notes:

- A stalling flush must be sent down pipeline before issuing this command
- The behavior of this command is controlled by Dword 3, Bit 8 (**Disable Register Access**) of the RINGBUF register. If this command is disallowed then the command stream converts it to a NOOP.
- If this command is executed from a BB then the behavior of this command is controlled by Dword 0, Bit 8 (Security Indicator) of the BATCH\_BUFFER\_START Command. If the batch buffer is insecure then the command stream converts this command to a NOOP. Note that the corresponding ring buffer must allow a register update for this command to execute.
- To ensure this command gets executed before upcoming commands in the ring, either a stalling pipeControl should be sent after this command, or MMIO 0x20C0 bit 7 should be set to 1.

DWord B	t		Desc	ription		
0	31:29	Command Type				
		Default Value: 0h	MI_COMMAND		Format:	OpCode
	28:23	MI Command Opcod	e			
		Default Value: 22h	MI_LOAD_REGISTE	R_IMM	Format:	OpCode
	22:12	Reserved Project:	All Format:	MBZ		
	11:8	Byte Write Disables				
		Format:	Enable[4]	Bit 8 corres	ponds to Da	ata DWord [7:0]
		Range	Must specify a valid reg	gister write operati	on	
		This field has only 2 o other value and the re	ptions. If [11:8] is '1111' gister write will be fully w	, then the register vritten.	write will no	t occur. Any



		MI_L	OAD_REGIST	ER_IMM
	7:0	DWord Length		
		Default Value:	1h	Excludes DWord (0,1)
		Format:	=n	Total Length - 2
1	31:2	Register Offset		
		Format:	U30	
		Address:	MmioAddress[31:2	]
		This field specifies bits this field specifies a DV	[31:2] of the offset i Vord offset).	nto the Memory Mapped Register Range (i.e.,
	1:0	Reserved Project:	All Form	at: MBZ
2	31:0	Data DWord		
		Mask:	Bytes Write Disable	es
		Format:	U32	
	<u> </u>	This field specifies the	DWord value to be	written to the targeted location.

## 1.3.9 MI\_NOOP

		MI_NOOP
Project:	All	Length Bias: 1
Engine:	Render	
The MI_NO command str (optional) fu	OP command basically ream (e.g., in order to p	performs a "no operation" in the command stream and is typically used to pad the ad out a batch buffer to a QWord boundary). However, there is one minor an perform $-a$ 22-bit value can be loaded into the MI NOPID register. This

(optional) function this command can perform – a 22-bit value can be loaded into the MI NOPID register. This provides a general-purpose command stream tagging ("breadcrumb") mechanism (e.g., to provide sequencing information for a subsequent breakpoint interrupt).

Performance Note: On [Pre-DevSNB, Pre-DEVILK] The process time to execute a NOP command is min of 6 clock cycles. On [DEVILK] The NOP process time is reduced to 1 clock. One example usage of the improved NOP throughput is for some multi-pass media application whereas some unwanted media object commands are replaced by MI\_NOOP without repacking the commands in a batch buffer.

DWord Bi	t		Description		
0	31:29	Command Type		E a mar a fa	0-0-4-
		Default Value: Un	MI_COMMAND	Format:	OpCode
	28:23	MI Command Opcode			
		Default Value: 0h	MI_NOOP	Format:	OpCode



		I	MI_NOOP	
22	Identificati	ion Number Regi	ster Write Enable	
	Project:	All		
	Format:	Enab	le	
	This field e NOPID reg "no operation	nables the value in ister. If disabled, on "function.	n the Identification Number field to be written into the I that register is unmodified – making this command an	VII effective
	Value Na	me	Description	Project
	0h	Disable	Do not write the NOP_ID register.	All
	1h	Enable	Write the NOP_ID register.	All
31:0	Identificati This field c	i <b>on Number</b> contains a 22-bit nu	Project: All Format: U22 umber which can be written to the MI NOPID register.	



## 1.3.10 Surface Probing

These commands are only valid when the "Surface Fault Enable" bit is set in the GFX\_MODE register

## 1.3.10.1 MI\_PROBE

		MI_PROBE
Project:	All	Length Bias: 2
Engine:	Rer	lder
The probe con required by address to se can be re-va invalid page A probe con faulted and to pipeline drai	ommand is subsequent ee if it is va lidated if th table entry nmand cont the pipeline ins. Once t	inserted into a ring or batch buffer in order to validate the base address(es) of a surface(s) commands. When parsed, the probe command will do a "test" access of the surface base lid. The probe will also be written to the specified slot of a memory-based probe list such that it te current context is switched out and then switched back in. If the test access encounters an , it said to "fault". Faulting probes will trigger the current context to be switched. aining multiple probes will process all of them regardless of which ones fault. If any probe is busy, the next command (unless it is a probe or unprobe command) will stall until the he pipeline is empty, the pending probes will be written to the probe list with the faulted probes
ndicated and	d a context s	switch will occur.
Note that su not be invali command ca system is 10	rfaces acces idated while an be used t 024.	ssed through the global GTT need not be validated. It is assumed that Global GTT pages will e a context is switched out. Probe and unprobe are not privileged commands. The probe o insert only 512 probes in one command. Note that the total number of probes allowed in the
DWord B	it	Description
0	31:29	Command Type Default Value: 0h MI COMMAND Format: OpCode
	28:23	MI Command Opcode
		Default Value: 25h MI_PROBE Format: OpCode
	22:10	Reserved Project: All Format: MBZ
	9:0	DWord Length
		Default Value: 0h Excludes DWord (0,1)
		Format: =n Total Length - 2
1n	31:12	Surface Page Base Address
		Project: All
		Address: PerProcessGraphicsVirtualAddress[31:12]
		Surface Type: U32
		Range 02^32-1
		The Per Process Address to validate.
	11:10	Reserved Project: All Format: MBZ



		MI_PROBE
9:0	Slot Number	
	Project:	All
	Format:	ProbeSlotIndex
	Range	[0,1023]
	The index into th	e probe list where this probe will be stored.

### 1.3.10.2 MI\_UNPROBE

		MI_UNPROBE	
Project:	All	Length Bias:	1
Engine:	Render		

There are 2 ways to remove probes. SW may issue a new probe to the same slot as an existing probe (presumably with a new surface base address), and the old probe will be replaced with the new, effectively deleting the old probe. If it has no new probe to place in the slot, SW may issue the unprobe command to remove probes by invaliding probe slots.

The unprobe command is used to remove probes from the probe list. No **Surface Address** is provided; the specified slot is simply marked invalid. The Unprobe command does not affect the probe list in memory; it only clears probe **Slot Valid** bits in the Probe List Slot Valid Registers (see *Memory Interface Registers*).

DWord Bi	t	Description
0	31:29	Command Type
		Default Value: 0h MI_COMMAND Format: OpCode
	28:23	MI Command Opcode
		Default Value: 06h MI_UNPROBE Format: OpCode
	22:10	Reserved Project: All Format: MBZ
	9:0	Slot Number
		Project: All
		Format: ProbeSlotIndex
		Range [0,1023]
		The probe list index of the probe to be removed.



# 1.3.11 MI\_REPORT\_HEAD

			M	I_REPO	RT_HEA	D			
Project:	All				Length	Bias:	1		
Engine:	Rer	nder							
The MI_RE (snooped) sy	The MI_REPORT_HEAD command causes the Head Pointer value of the active ring buffer to be written to a cacheable (snooped) system memory location.								
The location	written is	relative to the ac	ldress pro	grammed i	n the Hardw	are Statu	s Page A	ddress Reg	gister.
Programmi	ng Notes:								
• Thi	• This command must not be executed from a Batch Buffer (Refer to the description of the HSW_PGA register).								
DWord Bi	t				Descr	iption			
0	31:29	Command Ty	ре						
		Default Value:	0h	MI_COM	MAND			Format:	OpCode
	28:23	MI Command	Opcode						
		Default Value:	07h	MI_REPO	ORT_HEAD			Format:	OpCode
	22:0	Reserved	Project:	All	Format:	MBZ			



## 1.3.12 MI\_SEMAPHORE\_MBOX

MI_SEMAPHORE_MBOX						
Project:	All	Length Bia	as: 2			
Engine:	Render					

This command is provided as alternative to MI\_SEMAPHORE to provide mailbox-type semaphores where there is no update of the semaphore by the checking process (the consumer). Single-bit compare-and-update semantics are also provided. In either case, atomic access of semaphores need not be guaranteed by hardware as with the previous command. This command should eventually supersede the previous command.

Synchronization between contexts (especially between contexts running on 2 different engines) is provided by the MI\_SEMAPHORE\_MBOX command. Note that contexts attempting to synchronize in this fashion must be able to access a common memory location. This means the contexts must share the same virtual address space (have the same page directory), must have a common physical page mapped into both of their respective address spaces or the semaphore commands must be executing from a secure batch buffer or directly from a ring with the **Use Global GTT** bit set such that they are "privileged" and will use the (always shared) global GTT.

MI\_SEMAPHORE with the **Update Semaphore** bit <u>set</u> (and the **Compare Semaphore** bit <u>clear</u>) implements the *Signal* command, while the *Wait* command is indicated by **Compare Semaphore** being <u>set</u>. Note that *Wait* can cause a context switch. *Signal* increments unconditionally.

DWord B	t	Description					
0	31:29	Command Type					
		Default Value: 0h MI_COMMAND Format: OpCode					
	28:23	MI Command Opcode					
		Default Value: 16h MI_SEMAPHORE_MBOX Format: OpCode					
	22	Use Global GTT Project: All Format: U32					
		If set, this command will use the global GTT to translate the <b>Semaphore Address</b> and this command must be executing from a privileged (secure) batch buffer. If clear, the PPGTT will be used to translate the <b>Semaphore Address</b> .					
		This bit will be ignored (and treated as if clear) if this command is executed from a non- privileged batch buffer. It is allowed for this bit to be clear when executing this command from a privileged (secure) batch buffer or directly from a ring buffer.					
	21	Update Semaphore Project: All Format: U32					
		If set, the value from the <b>Semaphore Data Dword</b> is written to memory. If <b>Compare</b> <b>Semaphore</b> is also set, the semaphore is not updated if the semaphore comparison fails.					
		If clear, the data at Semaphore Address is not changed.					
	20	Compare Semaphore Project: All Format: U32					
	If set, the value from the <b>Semaphore Data Dword</b> is compared to the value f <b>Semaphore Address</b> in memory. If the value at <b>Semaphore Address is gre</b> <b>Semaphore Data Dword</b> , execution is continued from the current command						
		If clear, no comparison takes place. Update Semaphore must be set in this case.					
	19	Reserved Project: All Format: MBZ					



	MI_SEMAPHORE_MBOX							
	18	Compare Register Project: All Format: Compare Type						
		If set, data in MMIO register will be used for compare.						
		If clear, data in memory will be used for compare.						
	17	Register Select Project: All Format: Register Select						
		If compare register is set in bit[18], this filed indicate which register will be used.						
		0: VCS register (RVSYNC)						
		1: BCS regiser (RBSYNC)						
	16:8	Reserved Project: All Format: MBZ						
	7:0	DWord Length						
		Default Value: 0h Excludes DWord (0,1)						
		Format: =n Total Length - 2						
1	31:0	Semaphore Data Dword Project: All Format: U32						
		Data dword to compare/update memory. The Data dword is supplied by software to control execution of the command buffer. If the compare is enabled and the data at <b>Semaphore Address</b> is greater than this dword, the execution of the command buffer continues.						
2	31:2	PointerBitFieldName/MMIO Register Address						
		Project: All						
		Address: GraphicsVirtualAddress[31:2]						
		Surface Type: Semaphore						
		if Compare Register bit[18] is cleared, this field is the Graphics Memory Address of the 32 bit value for the semaphore.						
		If Compare Register bit[18] is set, this field is the MMIO address of the register for the semaphore.						
	1:0	Reserved Project: All Format: MBZ						



## 1.3.13 MI\_SET\_CONTEXT

MI_SET_CONTEXT						
Project:	All	Length Bias:	2			
Engine:	Render					

The MI\_SET\_CONTEXT command is used to specify the *logical* context associated with the hardware context. A logical context is an area in memory used to store hardware context information, and the context is referenced via a 2KB-aligned pointer. If the (new) logical context is different (i.e., at a different memory address), the device will proceed to save the current HW context values to the current logical context address, and then restore (load) the new logical context by reading the context from the new address and loading it into the hardware context state. If the logical context address specified in this command matches the current logical context address, this command is effectively treated as a NOP.

This command also includes some controls over the context save/restore process. It is specific to the render engine

- The **Force Restore** bit can be used to refresh the on-chip device state from the same memory address if the indirect state buffers have been modified.
- The **Restore Inhibit** bit can be used to prevent the new context from being loaded at all. This **must** be used to prevent an uninitialized context from being loaded. Once software has initialized a context (by setting all state variables to initial values via commands), the context can then be stored and restored normally.
- This command needs to be always followed by a single MI\_NOOP instruction to workaround a Gen4 silicon issue.
- When switching from a generic media context to a 3D context, the generic media state must be cleared via the *Generic Media State Clear* bit 16 in PIPE\_CONTROL (or bit 4 in MI\_FLUSH) before saving 3D context.

DWord B	t	Description				
0	31:29	Command Type				
		Default Value: 0h MI_COMMAND Format: OpCode				
	28:23	MI Command Opcode				
		Default Value: 18h MI_SET_CONTEXT Format: OpCode				
	22:8	Reserved Project: All Format: MBZ				
	7:0	DWord Length				
		Default Value: 0h Excludes DWord (0,1)				
		Format: =n Total Length - 2				



		MI_SET_	CONTEXT							
1	31:12	1:12 Logical Context Address								
		Project: All								
		Address: GraphicsA	ddress[31:12]							
		Surface Type: Logical Co	ce Type: Logical Context							
		This field contains the 4KB-aligned loaded into the hardware context. with the current ring, no load will o save the existing context as requir address will be loaded into the ass	I physical address of the Logical Context that is <u>to be</u> If this address is equal to the CCID register associated ccur. Prior to loading this new context, the device will ed. After the context switch operation completes, this sociated CCID register.							
			[DevSNB A]							
		Description Ring	Command							
		Switch to default context	MI_SET_CONTEXT save old_ctx, restore default ctx							
		Nuke default context	MI_LOAD_REGISTER_IMM address 0x2180, data = 0x0							
		Wait for nuking to complete	<b>PIPE_CONTROL</b> with CS stall (bit20 in DW1) bit set (PIPE_CONTROL restrictions apply)							
		Switch to new context	MI_SET_CONTEXT restore new ctx							
	11:10	Reserved Project: All	Format: MBZ							
	9	Reserved Project:	Format: MBZ							
	8	Reserved, Must be 1	Project: All Format: Must Be One							
	7:4	Reserved	Project: All Format: MBZ							
	1	All Format: U32 text a comparison between Logical Context Address and s performed. Normally, matching addresses prevent a wever, when this bit is set a context restore is forced to Restore Inhibit. e associated CCID register. It only affects the processing								
	0	of this command.  Restore Inhibit  Project:	All Format: LI32							
	0 <b>Restore Inhibit</b> Project: All Format: U32 If set, the restore of the HW context from the logical context specified by <b>Logical</b> <b>Address</b> is inhibited (i.e., the existing HW context values are maintained). This used to prevent the loading of an uninitialized logical context. If clear, the context proceeds normally. This bit cannot be set with Force Restore.									
		<b>Note:</b> This bit is not saved in the a this command.	ssociated CCID register. It only affects the processing of							



## 1.3.14 MI\_STORE\_DATA\_IMM

MI_STORE_DATA_IMM						
Project:	All	Length Bias:	2			
Engine:	Render					

The MI\_STORE\_DATA\_IMM command requests a write of the QWord constant supplied in the packet to the specified Memory Address. As the write targets a System Memory Address, the write operation is coherent with the CPU cache (i.e., the processor cache is snooped).

#### Programming Notes:

This command should not be used within a "non-secure" batch buffer to access global virtual space. Doing so will cause the command parser to perform the write with byte enables turned off. This command can be used within ring buffers and/or "secure" batch buffers.

This command can be used for general software synchronization through variables in cacheable memory (i.e., where software does not need to poll un-cached memory or device registers).

This command simply initiates the write operation with command execution proceeding normally. Although the write operation is guaranteed to complete "eventually", there is no mechanism to synchronize command execution with the completion (or even initiation) of these operations.

DWord Bi	t				Desci	ription			
0	31:29	Command	l <b>Type</b>				Format:	OpCode	
	28.23	MI Comm	MI Command Oncode						
	20.20	Default Va	Default Value: 20h MI STORE DATA IMM Format: OpCo						
	22	Use Globa							
	~~~	Project:							
		This bit wil buffer. It is (secure) ba	l be ignored a allowed for atch buffer. T	and treat this bit to his bit <i>m</i>	ed as if clear w be clear wher ust be '1' if the	when executing the executing this <b>Per Process (</b>	from a non-privi command from GTT Enable bit i	leged batch a privileged s clear.	
		Value Na	Value Na me Description				Project		
		0h	Per Proces Graphics A	s .ddress				All	
		1h	Global Gra Address	phics	This commar translate the be executing buffer.	nd will use the g Address and th from a privileg	global GTT to nis command mu ed (secure) batc	All h	
	21:8	Reserved	Project:	All	Format:	MBZ			
	7:0	DWord Le	ngth						
		Default Va	lue:	2h	Exc 2 fe	cludes DWord or DWord, 3 fo	(0,1) = r QWord		
		Format:		=n			Total Lengt	:h - 2	
1	31:0	Reserved	Project:	All	Format:	MBZ			



MI_STORE_DATA_IMM								
2	31:2	Address						
		Project: All						
		Address: GraphicsAddress[31:2]						
		Surface Type: U32(2)						
		This field specifies Bits 31:2 of the Address where the DWord will be stored. As the store address must be DWord-aligned, Bits 1:0 of that address MBZ. This address must be 8B aligned for a store "QW" command.						
	1:0	Reserved Project: All Format: MBZ						
3	31:0	Data DWord 0 Project: All Format: U32						
		This field specifies the DWord value to be written to the targeted location. For a QWord write this DWord is the lower DWord of the QWord to be reported (DW 0).						
4	31:0	Data DWord 1 Project: All Format: U32						
		This field specifies the upper DWord value to be written to the targeted QWord location (DW 1).						

## 1.3.15 MI\_STORE\_DATA\_INDEX

MI_STORE_DATA_INDEX						
Project:	All	Length Bias:	2			
Engine:	Render					
The MI_STO	RE_DATA_INDEX comman	d requests a write of the data constant	supplied in the packet to the specified			

The MI\_STORE\_DATA\_INDEX command requests a write of the data constant supplied in the packet to the specified offset from the System Address defined by the Hardware Status Page Address Register. As the write targets a System Address, the write operation is coherent with the CPU cache (i.e., the processor cache is snooped).

#### Programming Notes:

Use of this command with an invalid or uninitialized value in the Hardware Status Page Address Register is UNDEFINED.

This command can be used for general software synchronization through variables in cacheable memory (i.e., where software does not need to poll uncached memory or device registers).

This command simply initiates the write operation with command execution proceeding normally. Although the write operation is guaranteed to complete "eventually", there is no mechanism to synchronize command execution with the completion (or even initiation) of these operations.

DWord B	it	Description				
0	31:29	Command Type				
		Default Value: 0h	MI_COMMAND	Format:	OpCode	
	28:23	MI Command Opcode				
		Default Value: 21h	MI_STORE_DATA_INDEX	Format:	OpCode	



	MI_STORE_DATA_INDEX					
	22	Reserved Project: CTG+ Format:				
		Setting this bit will cause this command to offset in the Surface Probe List instead of the hardware status page. This is intended to be used internally only (it is UNDEFINED to set this bit in a command in a ring or batch buffer.)				
	21	Use Per-Process Hardware Status Page				
		Project: All				
		If this bit is set, this command will index into the per-process hardware status page at offset 28K from the LRCA. If clear, the Global Hardware Status Page will be indexed. This bit will be ignored and treated as <u>set</u> if this command is executed from within a non-secure batch buffer, This				
	20:8	Reserved Project: All Format: MBZ				
	7:0	DWord Length				
		Default Value:1hExcludes DWord (0,1)= 1 for DWord, 2 for QWord				
		Format: =n Total Length - 2				
1	31:12	Reserved Project: All Format: MBZ				
	11:2	Offset				
		Project: All				
		Format: U10 zero-based DWord offset into the HW status page.				
		Address: HardwareStatusPageOffset[11:2]				
		Surface Type: U32				
		Range [16, 1023]				
		This field specifies the offset (into the hardware status page) to which the data will be written. Note that the first few DWords of this status page are reserved for special-purpose data storage – targeting these reserved locations via this command is UNDEFINED.				
		This address must be 8B aligned for a store "QW" command.				
	1:0	Reserved Project: All Format: MBZ				
2	31:0	Data DWord 0 Project: All Format: U32				
		This field specifies the DWord value to be written to the targeted location. For a QWord write this DWord is the lower DWord of the QWord to be reported (DW 0).				
3	31:0	Data DWord 1 Project: All Format: U32				
		This field specifies the upper DWord value to be written to the targeted QWord location (DW 1).				



# 1.3.16 MI\_STORE\_REGISTER\_MEM

MI_STORE_REGISTER_MEM							
Project:	oject: All Length Bias: 2						
Engine:	ngine: Render						
The MI_STORE_REGISTER_MEM command requests a register read from a specified memory mapped register location in the device and store of that DWord to memory. The register address is specified along with the command to perform the read. Programming Notes:							
The comma	and tempo	rarily halts	command execution	n.			
The memor	y address	for the writ	e is snooped on the	e host bus.			
This comma so will caus used within This comma PGTBL_CT	and should be the com ring buffe and will ca TL_0 or FE	d not be use mand parse rs and/or "s use undefin NCE regist	ed within a "non-sed er to perform the wi secure" batch buffer ned data to be writte ers	cure" batch buffer to access g rite with byte enables turned rs. en to memory if given registe	global virtual spa off. This comma r addresses for t	ice. Doing ind can be he	
SNB-A0: To writes (i.e. l	o avoid de LRI, sema	adlock scer phore upda	narios, this commar ite) being sent to th	nd cannot be executed if there e same command streamer.	e are additional	posted	
DWord Bi	t			Description			
0	31:29	Command	Туре				
		Default Val	ue: 0h MI_CC	DMMAND	Format: OpC	ode	
	28:23	MI Comma	and Opcode				
		Default Val	ue: 24h MI_ST	ORE_REGISTER_MEM	Format: OpC	ode	
	22	Use Globa	I GTT				
		Project:	All				
	This bit will be ignored and treated as if clear when executing from a non-privileged batch buffer. It is allowed for this bit to be clear when executing this command from a privileged (secure) batch buffer. This bit <i>must</i> be '1' if the <b>Per Process GTT Enable</b> bit is clear.						
		Value Na	me	Description		Project	
		0h	Per Process Graphics Address			All	
		1h	Global Graphics Address	This command will use the glo translate the Address and this be executing from a privileged buffer.	bal GTT to command must (secure) batch	All	
	21:8	Reserved	Project: All	Format: MBZ			



MI_STORE_REGISTER_MEM						
	7:0	DWord Length				
		Default Value: 1h Excludes DWord (0,1)				
		Format: =n Total Length - 2				
1	31:26	Reserved Project: All Format: MBZ				
	25:2	Register Address				
		Project: All				
		Address: MMIO Address[25:2]				
		Surface Type: MMIO Register				
		This field specifies Bits 25:2 of the Register offset the DWord will be read from. As the register address must be DWord-aligned, Bits 1:0 of that address MBZ.				
		Programming Notes Project				
		Storing a VGA register is not permitted and will store an UNDEFINED value. All				
		The values of PGTBL_CTL0 or any of the FENCE registers cannot be stored All to memory; UNDEFINED values will be written to memory if the addresses of these registers are specified.				
	1:0	Reserved Project: All Format: MBZ				
2	31:2	Memory Address				
		Project: All				
		Address: GraphicsAddress[31:2]				
		Surface Type: MMIO Register				
		This field specifies the address of the memory location where the register value specified in the DWord above will be written. The address specifies the DWord location of the data.				
		Range = GraphicsVirtualAddress[31:2] for a DWord register				
	1:0	Reserved Project: All Format: MBZ				



-

# 1.3.17 MI\_SUSPEND\_FLUSH

MI_SUSPEND_FLUSH							
Project:	All	Length Bias: 1					
Engine:	Ren						
Blocks MM	IO sync flu	ish or any flushes related to VT-d while enabled					
DWord B	t	Description					
0	31:29	Command Type					
		Default Value: 0h MI_COMMAND F	ormat: OpCode				
	28:23	MI Command Opcode					
		Default Value: 0Bh MI_SUSPEND_FLUSH F	ormat: OpCode				
	22:1	Reserved Project: All Format: MBZ					
	0	Suspend Flush					
		Project: All					
		Default Value: 0h DefaultVaueDesc					
		Format: Enable F	ormatDesc				
	This field suspends flush due to sync flush or implicit flush generated during VTD enable, disable and IOTLB invalidation.						
		Value Na me Description	Project				
		0h Disable	All				
		1h Enable	All				



Cntr #	Event	Description
A0	Aggregated Core Array Active	The sum of all cycles on all cores spent actively executing instructions.
A1	Aggregated Core Array Stalled	The sum of all cycles on all cores spent stalled. (at least one thread loaded but the entire core is stalled for any reason)
A2	Vertex Shader Active Time	Total time in clocks the vertex shader spent active on all cores.
A3	Vertex Shader Stall Time	Total time in clocks the vertex shader spent stalled on all cores. This metric must be bucketed by stall type ("other" is ok – but must have buckets for things that are architecturally interesting)
A4	Vertex Shader Stall Time – Core Stall	Total time in clocks the vertex shader spent stalled on all cores – and the entire core was stalled as well. This metric must be bucketed by stall type ("other" is ok – but must have buckets for things that are architecturally interesting)
A5	Vertex Shader ready but not running Time	Total time in clocks the vertex shader spent ready to run but not running on all cores.
A6	Geometry Shader Active Time	Total time in clocks the geometry shader spent active on all cores.
А7	Geometry Shader Stall Time	Total time in clocks the geometry shader spent stalled on all cores. This metric must be bucketed by stall type ("other" is ok – but must have buckets for things that are architecturally interesting)
A8	Geometry Shader Stall Time – Core Stall	Total time in clocks the geometry shader spent stalled on all cores – and the entire core was stalled as well. This metric must be bucketed

## 1.3.17.1 Description of Dedicated Performance Counters [A0-A28]

٦



Cntr #	Event	Description
		by stall type ("other" is ok – but must have buckets for things that are architecturally interesting)
A9	# GS threads loaded	Number of GS threads loaded at any given time in the EUs.
A10	Geometry Shader ready but not running Time	Total time in clocks the geometry shader spent ready to run but not running on all cores.
A11	Pixel Shader Active Time	Total time in clocks the pixel shader spent active on all cores.
A12	Pixel Shader Stall Time	Total time in clocks the Pixel shader spent stalled on all cores. This metric must be bucketed by stall type ("other" is ok – but must have buckets for things that are architecturally interesting)
A13	Pixel Shader Stall Time – Core Stall	Total time in clocks the pixel shader spent stalled on all cores – and the entire core was stalled as well. This metric must be bucketed by stall type ("other" is ok – but must have buckets for things that are architecturally interesting)
A14	# PS threads loaded	Number of PS threads loaded at any given time in the EUs.
A15	Pixel Shader ready but not running Time	Total time in clocks the Pixel shader spent ready to run but not running on all cores.
A16	Early Z Test Pixels Passing	Number of pixels/samples passing early Z test ( i.e. before PS dispatch)
A17	Early Z Test Pixels Failing	Number of pixels/samples failing early Z test ( i.e. before PS dispatch)
A18	Early Stencil Test Pixels Passing	Number of pixels/samples passing early stencil test ( i.e. before PS dispatch)
A19	Early Stencil Test Pixels Failing	Number of pixels/samples failing early stencil test ( i.e. before PS dispatch)
A20	Pixel Kill Count	Number of pixels/samples killed in the pixel shader. (How about chroma key?)



Cntr #	Event	Description
A21	Alpha Test Pixels Failed	Number of pixels/samples that fail alpha-test. Alpha to coverage may have some challenges in per-pixel invocation.
A22	Post PS Stencil Pixels Failed	Number of pixels/samples fail stencil test in the backend.
A23	Post PS Z buffer Pixels Failed	Number of pixels/samples fail Z test in the backend.
A24	Pixels/samples Written in the frame buffer	MRT case will report multiple of those.
A25	GPU Busy	CSunit indicating that ring is idle.
A26	CL active and not stalled	Clipper Fixed Function is active but not stalled
A27	SF active and stalled	SF Fixed Function is active but not stalled



## 1.3.18 MI\_UPDATE\_GTT

	MI_UPDATE_GTT					
Project:	All	Length Bias:	2			
Engine:	Render					

The MI\_UPDATE\_GTT command is used to update GTT page table entries in a coherent manner and at a predictable place in the command flow.

An MI\_FLUSH should be placed before this command, since work associated with preceding commands that are still in the pipeline may be referencing GTT entries that will be changed by its execution. The flush will also invalidate TLBs and read caches that may become invalid as a result of the changed GTT entries. MI\_FLUSH is not required if it can be guaranteed that the pipeline is free of any work that relies on changing GTT entries (such as MI\_UPDATE\_GTT contained in a paging DMA buffer that is doing only update/mapping activities and no rendering).

This is a privileged command. This command will be converted to a no-op and an error flagged if it is executed from within a non-secure batch buffer.

PPGTT updates cannot be done via MI\_UPDATE\_GTT, gfx driver will have to use storeDW for PPGTT inline updates.

DWord Bit		Description			
0	31:29	Command			
		Default Val	ue: 0h MI_	_COMMAND	Format: OpCode
	28:23	MI Comma	ind Opcode		
		Default Val	ue: 23h MI_	_UPDATE_GTT	Format: OpCode
	22	Use Globa	I GTT		
		Project:	All		
		Reserved:	Must be 1h. Upo	dating Per Process Graphics Ad	dress is not supported
		Value Na	me	Description	Project
		0h	Per Process Graphics Address	Illegal, not supported.	All
		1h	Global Graphics Address	This command will use the glo translate the Address and this must be executing from a privi (secure) batch buffer.	bal GTT to command leged
	21:8	Reserved	Project: All	Format: MBZ	
	7:0	DWord Ler	ngth		
		Default Val	ue: Oh	Excludes DWord	l (0,1)
		Format:	=n		Total Length - 2



MI_UPDATE_GTT					
1	31:12	Entry Address			
		Project: All			
		Address: GraphicsAddress[31:12]			
		This field simply holds the DW offset of the first table entry to be modified. Note that one or more of the upper bits may need to be 0, i.e., for a 2G aperture, bit 31 MBZ.			
	11:0	Reserved Project: All Format: MBZ			
2n	31:0	Entry Data			
		Project: All			
		Format: Table Entry			
		This Dword becomes the new page table entry. See PPGTT/Global GTT Table Entries (PTEs) in Memory Interface Registers.			

# 1.3.19 MI\_USER\_INTERRUPT

MI_USER_INTERRUPT						
Project:	All		Length Bias:	1		
Engine:	Rer	lder				
The MI_USI parsing after	The MI_USER_INTERRUPT command is used to generate a User Interrupt condition. The parser will continue parsing after processing this command. See User Interrupt.					
DWord Bi	t		Description			
0	31:29	Command Type				
		Default Value: 0h MI	_COMMAND	Format: Op	pCode	
	28:23	MI Command Opcode				
		Default Value: 02h MI	_USER_INTERRUPT	Format: Op	pCode	
	22:0	Reserved Project: All	Format: MBZ			



# 1.3.20 MI\_WAIT\_FOR\_EVENT

		MI WAIT FOR EVENT						
Project:	All	Length Bias: 1						
Engine:	Ren	der						
The MI_WA while a spec one event/cc The effect or halt (and sus processing o specified con parser proce	The MI_WAIT_FOR_EVENT command is used to pause command stream processing until a specific event occurs or while a specific condition exists. See Wait Events/Conditions, Device Programming Interface in <i>MI Functions</i> . Only one event/condition can be specified specifying multiple events is UNDEFINED. The effect of the wait operation depends on the source of the command. If executed from a batch buffer, the parser will halt (and suspend command arbitration) until the event/condition occurs. If executed from a ring buffer, further processing of that ring will be suspended, although command arbitration (from other rings) will continue. Note that if a specified condition does not exist (the condition code is inactive) at the time the parser executes this command, the parser proceeds treating this command as a no-operation							
If execution give up the 1	of this com remainder o	mand from a primary ring buffer causes a wait to occur, the active ring buffer will f its time slice (required in order to enable arbitration from other primary ring buff	effectively ers).					
DWord B	t	Description						
0	31:29	Command Type Default Value: 0h MI_COMMAND Format: Op0	Code					
	28:23	MI Command Opcode						
		Default Value: 03h MI_WAIT_FOR_EVENT Format: Op0	Code					
	22:19	Reserved Project: All Format: MBZ						
	18	Reserved Project: BW Format: MBZ						
	18	Display Pipe B Start of V Blank Wait Enable Project: All Format: Ena	ble					
		This field enables a wait until the start of next Display Pipe B "Vertical Blank" event occurs. This event is defined as the start of the next Display B Vertical blank period. Note that this can cause a wait for up to a frame. See Start of Vertical Blank Event in the Device Programming Interface chapter of <i>MI Functions</i> .						
		Errata De scription	Project					
		BWT013 MBZ	BW					
	17	Reserved Project: BW Format: MBZ	• •					



MI_WAIT_FOR_EVENT						
17	Display Pipe A Start of V Blank Wait Enable Project: CL+ Form	nat: Enable				
	This field enables a wait until the start of next Display Pipe A "Vertical Blank" event occu This event is defined as the start of the next Display A Vertical blank period. Note that th can cause a wait for up to a frame. See Start of Vertical Blank Event in the Device Programming Interface chapter of <i>MI Functions</i> .					
	Programming Notes	Project				
	Notes	All				
	Errata De scription	Project				
	BWT013 MBZ	BW				
16	16 Overlay Flip Pending Wait Enable Project: BW,CL Format: Enable					
	This field enables a wait for the duration of an Overlay "Flip Pending" condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new overlay address has been loaded into the corresponding overlay registers). See Overlay Flip Pending Condition in the Device Programming Interface chapter of <i>MI Functions</i> .					
16	Display Sprite B Flip Pending Wait Enable Project: CTG+ Fo	rmat: Enable				
	This field enables a wait for the duration of a Display Sprite B "Flip Pending" condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition in the Device Programming Interface chapter of <i>MI Functions</i> .					
15	Reserved Project: All Form	nat: MBZ				
14	Display Pipe B H Blank Wait Enable Project: All Fo	rmat: Enable				
	This field enables a wait until the start of next Display Pipe B "Horizontal Blank" event occurs. This event is defined as the start of the next Display B Horizontal blank period. Note that this can cause a wait for up to a line. See Horizontal Blank Event in the Device Programming Interface chapter of <i>MI Functions</i> .					
13	Display Pipe A H Blank Wait Enable Project: All Fo	rmat: Enable				
	This field enables a wait until the start of next Display Pipe A "Horizonta occurs. This event is defined as the start of the next Display A Horizon Note that this can cause a wait for up to a line. See Horizontal Blank E Programming Interface chapter of <i>MI Functions</i> .	I Blank" event tal blank period. vent in the Device				



MI_WAIT_FOR_EVENT							
	12:9	Condition Code Wait Select					
		Project: All					
		This field enables a wait for the duration that the corresponding condition code is active. These enable select one of 15 condition codes in the EXCC register, that cause the parser to wait until that condition-code in the EXCC is cleared.					
		Value Na	me	Description	Project		
		0h	Not Enabled	Condition Code Wait not enabled	All		
		1h-5h	Enabled	Condition Code select enabled; selects one of 5 codes, $0 - 4$	All		
		6h-15h	Reserved		All		
		Program	ming Notes		Project		
		Note that UNDEFIN descriptio that are in	not all condition c IED if an unimpler n of the EXCC rec nplemented.	odes are implemented. The parser operation is nented condition code is selected by this field. The gister ( <i>Memory Interface Registers</i> ) lists the codes	All		
	8	Display Plane C Flip Pending Wait Enable Project: BW,CL Format: Enable					
		This field enables a wait for the duration of a Display Plane C "Flip Pending" condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition in the Device Programming Interface chapter of <i>MI Functions</i> .					
	8	Display Sp	orite A Flip Pendi	ng Wait Enable Project: CTG+ Format: Er	nable		
		This field e flip request new front b Display Flip <i>Functions</i> .	he duration of a Display Sprite A "Flip Pending" condit arser will wait until the flip operation has completed (i. now been loaded into the active front buffer registers on in the Device Programming Interface chapter of <i>MI</i>	tion. If a e., the ). See			
	7	Display Pi	pe B Vertical Bla	nk Wait Enable Project: All Format: Er	nable		
		This field e event is de can cause Programmi	nables a wait until fined as the start o a wait for up to an <i>ing Interface</i> ).	I the next Display Pipe B "Vertical Blank" event occurs of the next Display Pipe B vertical blank period. Note entire refresh period. See Vertical Blank Event (See	. This that this e		
		Program	ming Notes		Project		
		Prior to us A/B VBlar of the corr must be s enabled.	sing the MI_WAIT hk events, the corr responding PIPEA et. Note that this	FOR_EVENT command to wait on Display Pipe responding Vertical Blank Interrupt Enable (bit 17) STAT (70024h) or PIPEBSTAT (71024h) register does not require an actual VBlank interrupt to be	All		
	6 Display Plane B Flip Pending Wait Enable Project: All Format: Enable						
		This field en flip request new front b Display Flip <i>Functions</i> .	nables a wait for t is pending, the pa uffer address has Pending Conditio	he duration of a Display Plane B "Flip Pending" condit arser will wait until the flip operation has completed (i.a now been loaded into the active front buffer registers on (in the Device Programming Interface chapter of <i>M</i>	ion. If a e., the ). See /		



	MI_WAIT_FOR_EVENT				
5	Display Pipe B Scan Line Window Wait Enable Project: All Format: Enable				
	This field enables a wait while a Display B "In Scan Line Window" condition exists. This condition is defined as the period of time the Display B refresh is inside the scan line window as specified by a previous MI_LOAD_SCAN_LINES_INCL or MI_LOAD_SCAN_LINES_EXCL command. If the Display B refresh is outside this window, or a window has not been specified, the parser proceeds, treating this command as a no-op. If the Display B refresh is currently inside this window, the parser will wait until the refresh exits the window. See Scan Line Window Condition in the Device Programming Interface chapter of <i>MI Functions</i> .				
4	Frame Buffer Compression Idle Wait Enable Project: All Format: Enable				
	This field enables a wait while the Frame Buffer compressor is busy. The ring that this command got executed from is removed from arbitration for the wait period and is inserted into arbitration as soon as the frame buffer compressor is idle.				
3	Display Pipe A Vertical Blank Wait Enable Project: All Format: Enable				
	This field enables a wait until the next Display Pipe A "Vertical Blank" event occurs. This event is defined as the start of the next Display A vertical blank period. Note that this can cause a wait for up to an entire refresh period. See Vertical Blank Event in the Device Programming Interface chapter of <i>MI Functions</i> .				
	Programming Notes Project				
	Prior to using the MI_WAIT_FOR_EVENT command to wait on Display Pipe       All         A/B VBlank events, the corresponding Vertical Blank Interrupt Enable (bit 17)       of the corresponding PIPEASTAT (70024h) or PIPEBSTAT (71024h) register         must be set.       Note that this does not require an actual VBlank interrupt to be enabled.				
2	Display Plane A Flip Pending Wait Enable Project: All Format: Enable				
	This field enables a wait for the duration of a Display Plane A "Flip Pending" condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition in the Device Programming Interface chapter of <i>MI Functions</i> .				
1	Display Pipe A Scan Line Window Project: All Format: Enable Wait Enable	Э			
	This field enables a wait while a Display Pipe A "In Scan Line Window" condition exists. This condition is defined as the period of time the Display A refresh is inside the scan line window specified by a previous MI_INCLUSIVE_SCAN_WINDOW or MI_EXCLUSIVE_SCAN_WIND command. If the Display A refresh is outside this window, or a window has not been specified the parser proceeds, treating this command as a no-op. If the Display A refresh is currently inside this window, the parser will wait until the refresh exits the window. See Scan Line Wir Condition in the Device Programming Interface chapter of <i>MI Functions</i> .	s / as DOW ∋d, ndow			
0	Reserved Project: All Format: MBZ				